Ð þí‰58€„(±€L (,Qualcomm Technologies, Inc. QDU1000 IDP2qcom,qdu1000-idpqcom,qdu1000 =embeddedchosenJserial0:115200n8cpus cpu@0Vcpu2arm,cortex-a55bfmpsci{‰psciœ®¿ l2-cache2cacheÇÓ®¿l3-cache2cacheÇÓ¿cpu@100Vcpu2arm,cortex-a55bfmpsci{‰psciœ®¿ l2-cache2cacheÇÓ®¿cpu@200Vcpu2arm,cortex-a55bfmpsci{‰psciœ® ¿l2-cache2cacheÇÓ®¿ cpu@300Vcpu2arm,cortex-a55bfmpsci{ ‰psciœ® ¿l2-cache2cacheÇÓ®¿ cpu-mapcluster0core0á core1á core2ácore3áidle-statesåpscicpu-sleep-02arm,idle-stateòà^$@;¿domain-idle-statescluster-sleep-02domain-idle-stateòH æ$AD¿cluster-sleep-12domain-idle-stateò M·'$A3D¿firmwarescm2qcom,scm-qdu1000qcom,scminterconnect-02qcom,qdu1000-mc-virtL\¿Hinterconnect-12qcom,qdu1000-clk-virtL\¿memory@80000000Vmemoryb€pmu2arm,cortex-a55-pmu ppsci 2arm,psci-1.0tsmcpower-domain-cpu0{{�¿power-domain-cpu1{{�¿power-domain-cpu2{{�¿power-domain-cpu3{{�¿ power-domain-cluster{�¿reserved-memory ¢hyp@80000000b€`©xbl-dt-log@80600000b€`©xbl-ramdump@80640000b€d©aop-image@80800000b€€©aop-cmd-db@80860000 2qcom,cmd-dbb€†©aop-config@80880000b€ˆ©tme-crash-dump@808a0000b€Š©tme-log@808e0000b€Ž@©uefi-log@808e4000b€Ž@©smem@80900000 2qcom,smemb€� ©°cpucp-fw@80b00000b€°©memory@80c00000b€À©tz-stat@81d00000b�Щtags@81e00000b�àP©qtee@82300000b‚0P©ta@82800000b‚€ ©fs1@83200000bƒ @©fs2@83600000bƒ`@©fs3@83a00000bƒ @©ipa-fw@8be00000b‹à©ipa-gsi@8be10000b‹á@©mpss@8c000000bŒÀ©q6-mpss-dtb@9ec00000bžÀ©tenx@a0000000b `©oem-tenx@b9600000b¹` ©tenx-q6-buffer@c0000000bÀ ©ipa-buffer@c3200000bà À©ecc-meta-data@e0000000bà ©harq-buffer@800000000b€©tenx-sp-buffer@880000000b€P©fapi-buffer@8d0000000bÐ ©soc@0 2simple-bus ¢¸clock-controller@800002qcom,qdu1000-gccbBfÃÐ{¿clock-controller@2800002qcom,qdu1000-ecpriccb(8fÃÐdma-controller@900000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dmab��pôõö÷øùúûüýþÿÝ ê? ûögeniqup@9c00002qcom,geni-se-qupbœ fZ[  m-ahbs-ahb ûã 'qup-core ¢:okayserial@9800002qcom,geni-uartb˜@f8 seAKdefault pY :disabledi2c@9840002qcom,geni-i2cb˜@@f: se pZAKdefault  :disabledspi@9840002qcom,geni-spib˜@@  pZf: seAKdefault :disabledi2c@9880002qcom,geni-i2cb˜€@f< se p[AKdefault  :disabledspi@9880002qcom,geni-spib˜€@  p[f< seA !Kdefault :disabledi2c@98c0002qcom,geni-i2cb˜À@f> se p\A"Kdefault  :disabledspi@98c0002qcom,geni-spib˜À@  p\f> seA#$Kdefault :disabledi2c@9900002qcom,geni-i2cb™@f@ se p]A%Kdefault  :disabledspi@9900002qcom,geni-spib™@  p]f@ seA&'Kdefault :disabledi2c@9940002qcom,geni-i2cb™@@fB se p^A(Kdefault  :disabledspi@9940002qcom,geni-spib™@@  p^fB seA)*Kdefault :disabledi2c@9980002qcom,geni-i2cb™€@fD se p_A+Kdefault  :disabledspi@9980002qcom,geni-spib™€@  p_fD seA,-Kdefault :disabledserial@99c0002qcom,geni-debug-uartb™À@fF seA./Kdefault p`:okaydma-controller@a00000)2qcom,qdu1000-gpi-dmaqcom,sm6350-gpi-dmab �p%&'()*Ý ê? ûgeniqup@ac00002qcom,geni-se-qupb¬ f\]  m-ahbs-ahb û ¢ :disabledserial@a800002qcom,geni-uartb¨@fJ seA0Kdefault pa  :disabledi2c@a840002qcom,geni-i2cb¨@@fL se pbA1Kdefault  :disabledspi@a840002qcom,geni-spib¨@@  pbfL seA23Kdefault :disabledi2c@a880002qcom,geni-i2cb¨€@fN se pcA4Kdefault  :disabledspi@a880002qcom,geni-spib¨€@  pcfN seA56Kdefault :disabledi2c@a8c0002qcom,geni-i2cb¨À@fP se pdA7Kdefault  :disabledspi@a8c0002qcom,geni-spib¨À@  pdfP seA89Kdefault :disabledi2c@a900002qcom,geni-i2cb©@fR se peA:Kdefault  :disabledspi@a900002qcom,geni-spib©@  pefR seA;<Kdefault :disabledi2c@a940002qcom,geni-i2cb©@@fT se pfA=Kdefault  :disabledserial@a940002qcom,geni-uartb©@@fT seA>Kdefault pf  :disabledspi@a940002qcom,geni-spib©@@  pffT seA?@Kdefault :disabledi2c@a980002qcom,geni-i2cb©€@fV se pkAAKdefault  :disabledspi@a980002qcom,geni-spib©€@  pkfV seABCKdefault :disabledi2c@a9c0002qcom,geni-i2cb©À@fX se pmADKdefault  :disabledspi@a9c0002qcom,geni-spib©À@  pmfX seAEFKdefault :disabledinterconnect@16400002qcom,qdu1000-system-nocbdP€L\¿Ghwlock@1f400002qcom,tcsr-mutexbôY¿mmc@8804000%2qcom,qdu1000-sdhciqcom,sdhci-msm-v5 b€@€P ghccqhcipÏßqhc_irqpwr_irqf^_ ifacecorexo�0GHIG,'sdhc-ddrcpu-sdhc{JˆK û€œ©³d,Àh:okayALÓMKdefaultsleepÝîû 3AGO\NhOopp-table2operating-points-v2¿Kopp-384000000uã`|PŠcœ8@˜€phy@88e300012qcom,qdu1000-usb-hs-phyqcom,usb-snps-hs-7nm-phybŽ0 ¥fl ref� :okay°QÀRÎS¿Vphy@88e50002qcom,qdu1000-qmp-usb3-uni-phybŽP  fsluv auxrefcom_auxpipe� Üphyphy_phyÃèusb3_uni_phy_pipe_clk_src¥:okayûQ°T¿Wusb@a6f88002qcom,qdu1000-dwc3qcom,dwc3b oˆ ¢ fmro cfg_noccoresleepmock_utmi om$ø ëÂD0‚ƒUU U<qpwr_evenths_phy_irqdp_hs_phy_irqdm_hs_phy_irqss_phy_irq{|P�0GHIG3'usb-ddrapps-usb:okayusb@a600000 2snps,dwc3b `Í p… ûÀD]uVWzusb2-phyusb3-phy „peripheralports port@0bendpointport@1bendpointinterrupt-controller@b2200002qcom,qdu1000-pdcqcom,pdc b "@ðd<Œà î(6^a}?œ­¿Uspmi@c4000002qcom,spmi-pmic-arbPb @0 P@ D L BÐ@gcorechnlsobsrvrintrcnfg 0U qperiph_irqÂÊ ­œpmic@02qcom,pm8150qcom,spmi-pmicb pon@8002qcom,pm8998-ponb×çpwrkey2qcom,pm8941-pwrkeypõ= þ t :disabledresin2qcom,pm8941-resinpõ= þ :disabledtemp-alarm@24002qcom,spmi-temp-alarmb$p$X"thermal3¿badc@31002qcom,spmi-adc5b1 Ip1¿Xchannel@0b[lref_gndchannel@1b[ lvref_1p25channel@6b[ ldie_tempadc-tm@35002qcom,spmi-adc-tm5b5p53  :disabledrtc@60002qcom,pm8941-rtcb`a grtcalarmpagpio@c000 2qcom,pm8150-gpioqcom,spmi-gpiobÀr‚Y Ž­œ¿Ypmic@12qcom,pm8150qcom,spmi-pmicb pinctrl@f0000002qcom,qdu1000-tlmmb pÐrŽ­œ‚Z—šU¨¿Zqup-uart0-default-state½gpio6gpio7gpio8gpio9Âqup00¿qup-i2c1-data-clk-state½gpio10gpio11Âqup01Ëþ¿qup-spi1-data-clk-state½gpio10gpio11gpio12Âqup01ËÚ¿qup-spi1-cs-state½gpio13ÂgpioËÚ¿qup-i2c2-data-clk-state½gpio12gpio13Âqup02Ëþ¿qup-spi2-data-clk-state½gpio12gpio13gpio10Âqup02ËÚ¿ qup-spi2-cs-state½gpio11ÂgpioËÚ¿!qup-i2c3-data-clk-state½gpio14gpio15Âqup03Ëþ¿"qup-spi3-data-clk-state½gpio14gpio15gpio16Âqup03ËÚ¿#qup-spi3-cs-state½gpio17ÂgpioËÚ¿$qup-i2c4-data-clk-state½gpio16gpio17Âqup04Ëþ¿%qup-spi4-data-clk-state½gpio16gpio17gpio14Âqup04ËÚ¿&qup-spi4-cs-state½gpio15ÂgpioËÚ¿'qup-i2c5-data-clk-state½gpio130gpio131Âqup05Ëþ¿(qup-spi5-data-clk-state½gpio130gpio131gpio132Âqup05ËÚ¿)qup-spi5-cs-state½gpio133ÂgpioËÚ¿*qup-i2c6-data-clk-state½gpio132gpio133Âqup06Ëþ¿+qup-spi6-data-clk-state½gpio132gpio133gpio130Âqup06ËÚ¿,qup-spi6-cs-state½gpio131ÂgpioËÚ¿-qup-uart7-rx-state½gpio135Âqup07ËÚ¿/qup-uart7-tx-state½gpio134Âqup07ËÚ¿.qup-uart8-default-state½gpio18gpio19gpio20gpio21Âqup10¿0qup-i2c9-data-clk-state½gpio22gpio23Âqup11Ëþ¿1qup-spi9-data-clk-state½gpio22gpio23gpio24Âqup11ËÚ¿2qup-spi9-cs-state½gpio25ÂgpioËÚ¿3qup-i2c10-data-clk-state½gpio24gpio25Âqup12Ëþ¿4qup-spi10-data-clk-state½gpio24gpio25gpio22Âqup12ËÚ¿5qup-spi10-cs-state½gpio23ÂgpioËÚ¿6qup-i2c11-data-clk-state½gpio26gpio27Âqup13Ëþ¿7qup-spi11-data-clk-state½gpio26gpio27gpio28Âqup13ËÚ¿8qup-spi11-cs-state½gpio29ÂgpioËÚ¿9qup-i2c12-data-clk-state½gpio28gpio29Âqup14Ëþ¿:qup-spi12-data-clk-state½gpio28gpio29gpio26Âqup14ËÚ¿;qup-spi12-cs-state½gpio27ÂgpioËÚ¿<qup-i2c13-data-clk-state½gpio30gpio31Âqup15Ëþ¿=qup-spi13-data-clk-state½gpio30gpio31gpio32Âqup15ËÚ¿?qup-spi13-cs-state½gpio33ÂgpioËÚ¿@qup-uart13-default-state½gpio30gpio31gpio32gpio33Âqup15¿>qup-i2c14-data-clk-state½gpio34gpio35Âqup16Ëþ¿Aqup-spi14-data-clk-state½gpio34gpio35gpio36Âqup16ËÚ¿Bqup-spi14-cs-state½gpio37gpio38ÂgpioËÚ¿Cqup-i2c15-data-clk-state½gpio40gpio41Âqup17Ëþ¿Dqup-spi15-data-clk-state½gpio40gpio41gpio30Âqup17ËÚ¿Equp-spi15-cs-state½gpio31ÂgpioËÚ¿Fsdc-on-state¿Lclk-pins ½sdc1_clkËÚcmd-pins ½sdc1_cmdË þdata-pins ½sdc1_dataË þrclk-pins ½sdc1_rclkçsdc-off-state¿Mclk-pins ½sdc1_clkËÚcmd-pins ½sdc1_cmdËþdata-pins ½sdc1_dataËþrclk-pins ½sdc1_rclkçsram@14680000$2qcom,qdu1000-imemsysconsimple-mfdbh¢h pil-reloc@94c2qcom,pil-reloc-infob LÈiommu@1500000002qcom,qdu1000-smmu-500qcom,smmu-500arm,mmu-500böLpAªI^_`Ÿ abcdefghijklmnopqrstuvµ¶·¸¹º»¼½¾¿À;<=>?@A¿interrupt-controller@17200000 2arm,gic-v3 b & p œ­-¿timer@174200002arm,armv7-timer-membB ¢ frame@17421000bBB pBframe@17423000bB0 p B :disabledframe@17425000bBPB` p B :disabledframe@17427000bBp p B :disabledframe@17429000bB� p B :disabledframe@1742b000bB° p B :disabledframe@1742d000bBÐ pB :disabledrsc@17a000002qcom,rpmh-rsc0b ¡¢gdrv-0drv-1drv-2$pO _ k lapps_rsc{bcm-voter2qcom,bcm-voter¿clock-controller2qcom,qdu1000-rpmh-clkf[ xoÿpower-controller2qcom,qdu1000-rpmhpd{ˆ\¿Jopp-table2operating-points-v2¿\opp1{opp2{0opp3{@opp4{€opp5{Àopp6{¿Popp7{@opp8{Popp9{€opp10{ regulators2qcom,pm8150-rpmh-regulators…a’] ]®]¼]Ê]Ø]æ]ô]]]^4]F_^^o`‰]smps2  vreg_s2a_0p5¯âDz�smps3 vreg_s3a_1p05¯~ðÇÚPsmps4  vreg_s4a_1p8¯w@Çw@¿`smps5  vreg_s5a_2p0¯ €Ç„€¿_smps6  vreg_s6a_0p9¯ ÀÇ6@¿^smps7  vreg_s7a_1p2¯O€ÇO€smps8  vreg_s8a_1p3¯¡@Ç¡@ldo1 vreg_l1a_0p91¯ÂÀÇåÀßldo2  vreg_l2a_2p3¯-Q�Ç2Z ß¿Sldo3  vreg_l3a_1p2¯ ÀÇ9àß¿Tldo5  vreg_l5a_0p8¯ÂÀÇåÀßldo6 vreg_l6a_0p91¯ m€Ç~ðßldo7  vreg_l7a_1p8¯-PÇ„€ß¿Oldo8 vreg_l8a_0p91¯ ŒÀÇHß¿Qldo9 vreg_l9a_0p91¯ÂÀÇåÀßldo10 vreg_l10a_2p95¯)2àÇ6Àß¿Nldo11 vreg_l11a_0p91¯ 5ÇB@ßldo12 vreg_l12a_1p8¯óÇóßldo14 vreg_l14a_1p8¯-PÇÁ0ß¿Rldo15 vreg_l15a_1p8¯óÇ„€ßldo16 vreg_l16a_1p8¯°ÇÖÐßldo17 vreg_l17a_3p3¯-ÆÀÇ6Àßldo18 vreg_l18a_1p2¯ÂÀÇåÀßcpufreq@17d90000,2qcom,qdu1000-cpufreq-epssqcom,cpufreq-epss bÙÙgfreq-domain0freq-domain1f  xoalternateöÿinterconnect@191000002qcom,qdu1000-gem-nocb €€L\¿Isystem-cache-controller@192000002qcom,qdu1000-llcc�b 0`p °àð lgllcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_base p  amulti-chan-ddrefuse@221c8000(2qcom,qdu1000-sec-qfpromqcom,sec-qfpromb"€ multi-chan-ddr@12bb+&¿atimer2arm,armv8-timer<p ÿÿ ÿ ÿ ÿthermal-zonespm8150-thermal+dAbtripstrip0Qs]Epassivetrip1QÁ8]Ehottrip2Q6h] Ecriticalaliases$h/soc@0/geniqup@9c0000/serial@99c000clocksxo-board-clk 2fixed-clockp$øÃ¿[sleep-clk 2fixed-clockpüÿppvar-sys-regulator2regulator-fixed  ppvar_sys¯@@Ç@@€”¿cvph-pwr-regulator2regulator-fixed vph_pwr¯8u Ç8u €”¦c¿] interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typestdout-pathdevice_typeregclocksenable-methodpower-domainspower-domain-namesqcom,freq-domainsnext-level-cachephandlecache-levelcache-unifiedcpuentry-methodentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paramlocal-timer-stopqcom,bcm-voters#interconnect-cellsinterrupts#power-domain-cellsdomain-idle-statesrangesno-maphwlocksdma-ranges#clock-cells#reset-cellsdma-channelsdma-channel-maskiommus#dma-cellsclock-namesinterconnectsinterconnect-namesstatuspinctrl-0pinctrl-names#hwlock-cellsreg-namesinterrupt-namesresetsoperating-points-v2dma-coherentbus-widthqcom,dll-configqcom,ddr-configpinctrl-1cap-mmc-hw-resetmmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vmmc-hs400-enhanced-strobenon-removableno-sdno-sdiosupports-cqevmmc-supplyvqmmc-supplyopp-hzrequired-oppsopp-peak-kBpsopp-avg-kBps#phy-cellsvdda-pll-supplyvdda18-supplyvdda33-supplyreset-namesclock-output-namesvdda-phy-supplyassigned-clocksassigned-clock-ratesinterrupts-extendedsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkphysphy-namesdr_modeqcom,pdc-ranges#interrupt-cellsinterrupt-controllerqcom,eeqcom,channelmode-bootloadermode-recoverydebouncebias-pull-uplinux,codeio-channelsio-channel-names#thermal-sensor-cells#io-channel-cellsqcom,pre-scalinglabelgpio-controllergpio-ranges#gpio-cellswakeup-parentgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-down#iommu-cells#global-interrupts#redistributor-regionsredistributor-strideframe-numberqcom,tcs-offsetqcom,drv-idqcom,tcs-configopp-levelqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-l1-l8-l11-supplyvdd-l2-l10-supplyvdd-l3-l4-l5-l18-supplyvdd-l6-l9-supplyvdd-l7-l12-l14-l15-supplyvdd-l13-l16-l17-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-initial-mode#freq-domain-cellsnvmem-cellsnvmem-cell-namesbitspolling-delay-passivethermal-sensorstemperaturehysteresisserial0clock-frequencyregulator-always-onregulator-boot-onvin-supply