Ð þíëH8Þ( ,Ýä$, 8Xiaomi Mi 6>xiaomi,sagitqcom,msm8998IhandsetVchosenmemory@80000000dmemoryp€reserved-memory,tmemory@85800000p…€`{memory@85e00000p…à{smem-mem@86000000p† {‚memory@86200000p† Ð{memory@88f00000>qcom,rmtfs-mempˆð {Š™memory@8ab00000pаp{memory@8b200000p‹ à{‚£memory@95600000p•`{mpss-metadata£  °@{‚4memory@8d000000p�{‚3memory@94000000p”P{‚¡memory@94500000p”P {‚2memory@94700000p”pð{‚:memory@95610000p•aP{memory@95615000p•aP{memory@95715000p•qP{‚¥memory@9d400000p�@@{ramoops@ac000000>ramoopsp¬ µÂÌ€Ømemory@f7800000>shared-dma-poolp÷€P{memory@f7900000>shared-dma-poolp÷� {clocksxo-board >fixed-clockäñ$ø xo_board‚sleep-clk >fixed-clockäñü‚#cpus,cpu@0dcpu >qcom,kryo280ppsci"5E‚l2-cache>cacheVb‚cpu@1dcpu >qcom,kryo280ppsci"5E‚ cpu@2dcpu >qcom,kryo280ppsci"5E‚ cpu@3dcpu >qcom,kryo280ppsci"5E‚ cpu@100dcpu >qcom,kryo280ppsci"5E‚ l2-cache>cacheVb‚cpu@101dcpu >qcom,kryo280ppsci"5E‚ cpu@102dcpu >qcom,kryo280ppsci"5E‚cpu@103dcpu >qcom,kryo280ppsci"5E‚cpu-mapcluster0core0pcore1p core2p core3p cluster1core0p core1p core2pcore3pidle-statestpscicpu-sleep-0-0>arm,idle-state�little-retention‘¨Q¹VÉø‚cpu-sleep-0-1>arm,idle-state�little-power-collapse‘@¨.¹ÒÉ#ßÚ‚cpu-sleep-1-0>arm,idle-state�big-retention‘¨O¹RÉ‚cpu-sleep-1-1>arm,idle-state�big-power-collapse‘@¨Ô¹ëÉ$ËÚ‚firmwarescm>qcom,scm-msm8998qcom,scmopp-table-dsi>operating-points-v2‚žopp-131250000ëÒ·Pòopp-210000000ë „X€òopp-312500000ë _ òpsci >arm,psci-1.0smcremoteproc$>qcom,msm8998-rpm-procqcom,rpm-procglink-edge>qcom,glink-rpm ¨ rpm-requests$>qcom,rpm-msm8998qcom,glink-smd-rpm #rpm_requestsclock-controller>qcom,rpmcc-msm8998qcom,rpmcc7>xoä‚"power-controller>qcom,msm8998-rpmpdJ^‚1opp-table>operating-points-v2‚opp1ropp2r opp3r0opp4r@‚opp5r€‚opp6rÀopp7r‚opp8r@opp9r€‚›opp10rregulators-0>qcom,rpm-pm8998-regulators|Š˜¦´ÂÐÞìú '6H]o€Ž¨¶Íä÷ ,s3A¡@Y¡@‚s4Aw@Yw@q‚s5A €Y À‚s7A » Y¯ ‚l1A m€Y m€‚(l2AO€YO€‚)l3AB@YB@l5A 5Y 5‚§l6Aw@Yw@‚yl7Aw@Yw@‚hl8AO€YO€l9A–€Y-*€l10A–€Y-*€l11AB@YB@l12Aw@Yw@‚dl13A–€Y-*€l14Aw@Yw@l15Aw@Yw@l16A)B€Y)B€l17AåÀYåÀ‚il18A)B€Y)B€l19A-æY-æl20A-*€Y-*€q‚+l21A-*€Y-*€Š 5ql22A+³€Y+³€l23A2‰€Y2‰€l24A/€Y/€‚el25A/]Y2‰€‚jl26AO€YO€q‚,l28A-æY-ælvs1lvs2‚9regulators-1>qcom,rpm-pmi8998-regulators bobA2‰€Y6smem >qcom,smem¯½smp2p-lpass >qcom,smp2pÅ»­ ž ÏÞmaster-kernelîmaster-kernelþ‚¤slave-kernel îslave-kernel*‚¢smp2p-mpss >qcom,smp2pų¬ ÃÏÞmaster-kernelîmaster-kernelþ‚/slave-kernel îslave-kernel*‚.smp2p-slpi >qcom,smp2pÅá® ²ÏÞmaster-kernelîmaster-kernelþ‚;slave-kernel îslave-kernel*‚8thermal-zonescpu0-thermal;úQtripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalcpu1-thermal;úQtripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalcpu2-thermal;úQtripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalcpu3-thermal;úQtripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalcpu4-thermal;úQtripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalcpu5-thermal;úQtripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalcpu6-thermal;úQ tripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalcpu7-thermal;úQ tripstrip-point0a$ømÐQpassivecpu-crita­°mÐ Qcriticalgpu-bottom-thermal;úQ tripstrip-point0a_�mÐQhotgpu-top-thermal;úQ tripstrip-point0a_�mÐQhotclust0-mhm-thermal;úQtripstrip-point0a_�mÐQhotclust1-mhm-thermal;úQtripstrip-point0a_�mÐQhotcluster1-l2-thermal;úQ tripstrip-point0a_�mÐQhotmodem-thermal;úQ tripstrip-point0a_�mÐQhotmem-thermal;úQ tripstrip-point0a_�mÐQhotwlan-thermal;úQ tripstrip-point0a_�mÐQhotq6-dsp-thermal;úQ tripstrip-point0a_�mÐQhotcamera-thermal;úQ tripstrip-point0a_�mÐQhotmultimedia-thermal;úQ tripstrip-point0a_�mÐQhotpm8998-thermal;úQ!tripspm8998-alert0aš(mÐQpassivepm8998-critaèHmÐ Qcriticaltimer>arm,armv8-timer0soc@0,tÿÿÿÿ >simple-busclock-controller@100000>qcom,gcc-msm8998äxJp  >xosleep_clk 7"# …µ¶·‚%sram@778000>qcom,rpm-msg-rampw€p‚qfprom@784000 >qcom,msm8998-qfpromqcom,qfprompx@b,hstx-trim@23ap:–‚cthermal@10ab000!>qcom,msm8998-tsensqcom,tsens-v2p °  ›Ê½©uplowcritical¹‚thermal@10ae000!>qcom,msm8998-tsensqcom,tsens-v2p à Л¸®©uplowcritical¹‚ iommu@1680000">qcom,msm8998-smmu-v2qcom,smmu-v2phÏÜHlmnopq‚&iommu@16c0000">qcom,msm8998-smmu-v2qcom,smmu-v2plÏÜxuvwxyzÎÏÐÑ‚¦pcie@1c00000$>qcom,pcie-msm8998qcom,pcie-msm8996 pÀ  ¨ïparfdbielbiconfigdpciù ÿ,$#pciephy -disabled0t 00Ð* •©msi4�G‡ˆŠ‹(7%^%[%\%]%_">pipeauxcfgbus_masterbus_slaveU%c&€ m'#pcie@0dpcip ÿ,tphy@1c06000>qcom,msm8998-qmp-pcie-phypÀ` -disabled 7%`%\%©%^>auxcfg_ahbrefpipepcie_0_pipe_clk_srcäy„%L%N ‹phycommon—(§)‚$ufshc@1da4000,>qcom,msm8998-ufshcqcom,ufshcjedec,ufs-2.0pÚ@%  *#ufsphy·U%-okayxn>core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@7%m%%l%s"P%r%p%q@Ëúð€ ëÂ<4`ðÑ€„%‹rstÙ+ä,ðý, q°‹€/ q°‚-phy@1da7000>qcom,msm8998-qmp-ufs-phypÚp7"P%o%¨>refref_auxqref‹ufsphy„-y-okay—(§)‚*hwlock@1f40000>qcom,tcsr-mutexpôB‚syscon@1f60000>qcom,msm8998-tcsrsysconpö‚0syscon@1fc0000>qcom,msm8998-tcsrsysconpü`‚bpinctrl@3400000>qcom,msm8998-pinctrlp@À ÐP'–\l*xQ‚'sdc2-on-stateclk-pins �sdc2_clk’¡cmd-pins �sdc2_cmd’ ®data-pins �sdc2_data’ ®sdc2-off-stateclk-pins �sdc2_clk’¡cmd-pins �sdc2_cmd’®data-pins �sdc2_data’®sdc2-cd-state�gpio95»gpio®’blsp1-uart3-on-state‚gtx-pins�gpio45 »blsp_uart3_a’¡rx-pins�gpio46 »blsp_uart3_a’®cts-pins�gpio47 »blsp_uart3_a’Ärfr-pins�gpio48 »blsp_uart3_a’¡blsp1-i2c1-default-state �gpio2gpio3 »blsp_i2c1’¡‚kblsp1-i2c1-sleep-state-state �gpio2gpio3 »blsp_i2c1’®‚lblsp1-i2c2-default-state�gpio32gpio33 »blsp_i2c2’¡‚mblsp1-i2c2-sleep-state-state�gpio32gpio33 »blsp_i2c2’®‚nblsp1-i2c3-default-state�gpio47gpio48 »blsp_i2c3’¡‚oblsp1-i2c3-sleep-state�gpio47gpio48 »blsp_i2c3’®‚pblsp1-i2c4-default-state�gpio10gpio11 »blsp_i2c4’¡‚qblsp1-i2c4-sleep-state�gpio10gpio11 »blsp_i2c4’®‚rblsp1-i2c5-default-state�gpio87gpio88 »blsp_i2c5’¡‚sblsp1-i2c5-sleep-state�gpio87gpio88 »blsp_i2c5’¡‚tblsp1-i2c6-default-state�gpio43gpio44 »blsp_i2c6’¡‚zblsp1-i2c6-sleep-state�gpio43gpio44 »blsp_i2c6’®‚{blsp1-spi-b-default-state�gpio23gpio28 »blsp1_spi_b’¡blsp1-spi1-default-state�gpio0gpio1gpio2gpio3 »blsp_spi1’¡‚|blsp1-spi2-default-state�gpio31gpio34gpio32gpio33 »blsp_spi2’¡‚}blsp1-spi3-default-state�gpio45gpio46gpio47gpio48 »blsp_spi2’¡‚~blsp1-spi4-default-state�gpio8gpio9gpio10gpio11 »blsp_spi4’¡‚blsp1-spi5-default-state�gpio85gpio86gpio87gpio88 »blsp_spi5’¡‚€blsp1-spi6-default-state�gpio41gpio42gpio43gpio44 »blsp_spi6’¡‚�blsp2-i2c1-default-state�gpio55gpio56 »blsp_i2c7’¡‚ƒblsp2-i2c1-sleep-state�gpio55gpio56 »blsp_i2c7’®‚„blsp2-i2c2-default-state �gpio6gpio7 »blsp_i2c8’¡‚…blsp2-i2c2-sleep-state �gpio6gpio7 »blsp_i2c8’®‚†blsp2-i2c3-default-state�gpio51gpio52 »blsp_i2c9’¡‚‡blsp2-i2c3-sleep-state�gpio51gpio52 »blsp_i2c9’®‚ˆblsp2-i2c4-default-state�gpio67gpio68 »blsp_i2c10’¡‚‰blsp2-i2c4-sleep-state�gpio67gpio68 »blsp_i2c10’®‚Šblsp2-i2c5-default-state�gpio60gpio61 »blsp_i2c11’¡‚‹blsp2-i2c5-sleep-state�gpio60gpio61 »blsp_i2c11’®‚Œblsp2-i2c6-default-state�gpio83gpio84 »blsp_i2c12’¡‚�blsp2-i2c6-sleep-state�gpio83gpio84 »blsp_i2c12’®‚Žblsp2-spi1-default-state�gpio53gpio54gpio55gpio56 »blsp_spi7’¡‚�blsp2-spi2-default-state�gpio4gpio5gpio6gpio7 »blsp_spi8’¡‚�blsp2-spi3-default-state�gpio49gpio50gpio51gpio52 »blsp_spi9’¡‚‘blsp2-spi4-default-state�gpio65gpio66gpio67gpio68 »blsp_spi10’¡‚’blsp2-spi5-default-state�gpio58gpio59gpio60gpio61 »blsp_spi11’¡‚“blsp2-spi6-default-state�gpio81gpio82gpio83gpio84 »blsp_spi12’¡‚”cci1-default-state�gpio19gpio20»cci_i2c¡’cdc-reset-n-state�gpio64»gpioÄ’Óhall-sensor-default-state�gpio124»gpio’¡‚©mdss-dsi-active-state�gpio94»gpio’¡mdss-dsi-suspend-state�gpio94»gpio’Ämdss-te-active-state�gpio10 »mdp_vsync_a’Ämdss-te-suspend-state�gpio10 »mdp_vsync_a’Ämsm-mclk0-active-state�gpio13 »cam_mclk’¡msm-mclk0-suspend-state�gpio13 »cam_mclk’Ämsm-mclk1-active-state�gpio14 »cam_mclk’¡msm-mclk1-suspend-state�gpio14 »cam_mclk’Änfc-int-active-state�gpio92»gpio’®nfc-int-suspend-state�gpio92»gpio’®nfc-enable-active-state�gpio12gpio116»gpio’®nfc-enable-suspend-state�gpio12gpio116»gpio’¡ts-active-state�gpio89gpio125»gpio’®‚uts-int-suspend-state�gpio125»gpio’¡‚vts-reset-suspend-state�gpio89»gpio’¡‚wwcd-int-n-state�gpio54»gpioÄ’wsa-leftspk-pwr-n-state�gpio65»gpio¡’ßwsa-rightspk-pwr-n-state�gpio66»gpio¡’ßremoteproc@4080000>qcom,msm8998-mss-pilp  ïqdsp6rmbLêÀ.....0©wdogfatalreadyhandoverstop-ackshutdown-ack@7%«%$%¬%­%®%¯""2>ifacebusmemgpll0_msssnoc_aximnoc_axiqdssxoþ/stop„%l ‹mss_restart%00P@U114cxmx -disabledmba¯2mpss¯3metadata¯4glink-edge ÄGmodemÞgpu@5000000>qcom,adreno-540.1qcom,adrenopïkgsl_3d0_reg_memory07%M5%°%K55)>ifacerbbmtimermemmem_ifacerbcprcore ,M6^7U1 -disabledopp-table>operating-points-v2‚7opp-710000097ë*Q½ár€Tÿopp-670000048ë'ïc°r@Tÿopp-596000097ë#†=arTÿopp-515000097ë²G!rÀTÿopp-414000000ë­#€r€Tÿopp-342000000ëb�€r@Tÿopp-257000000ëQ‚@r0Tÿiommu@5040000">qcom,msm8998-smmu-v2qcom,smmu-v2p7%M%°%K>ifacememmem_ifaceÜÏ$IJKU5‚6clock-controller@5065000>qcom,msm8998-gpuccäxJpP�7"%º >xogpll0‚5iommu@5100000">qcom,msm8998-smmu-v2qcom,smmu-v2p7%¼>busÜϜ≊‹Œ�Ž��‘’“‰U% -disabledremoteproc@5800000>qcom,msm8998-slpi-pasp€@@@ê†8888#©wdogfatalreadyhandoverstop-acke97">xo¯:þ;stopU14ssc_cx -disabledglink-edge ³GdspsÞstm@6002000 >arm,coresight-stmarm,primecellp (ïstm-basestm-stimulus-base -disabled7"" >apb_pclkatclkout-portsportendpointo<‚>funnel@6041000+>arm,coresight-dynamic-funnelarm,primecellp -disabled7"" >apb_pclkatclkout-portsportendpointo=‚Bin-ports,port@7pendpointo>‚<funnel@6042000+>arm,coresight-dynamic-funnelarm,primecellp  -disabled7"" >apb_pclkatclkout-portsportendpointo?‚Cin-ports,port@6pendpointo@‚Vfunnel@6045000+>arm,coresight-dynamic-funnelarm,primecellpP -disabled7"" >apb_pclkatclkout-portsportendpointoA‚Gin-ports,port@0pendpointoB‚=port@1pendpointoC‚?replicator@6046000/>arm,coresight-dynamic-replicatorarm,primecellp` -disabled7"" >apb_pclkatclkout-portsportendpointoD‚Hin-portsportendpointoE‚Fetf@6047000 >arm,coresight-tmcarm,primecellpp -disabled7"" >apb_pclkatclkout-portsportendpointoF‚Ein-portsportendpointoG‚Aetr@6048000 >arm,coresight-tmcarm,primecellp€ -disabled7"" >apb_pclkatclkin-portsportendpointoH‚Detm@7840000">arm,coresight-etm4xarm,primecellp„ -disabled7"" >apb_pclkatclkpout-portsportendpointoI‚Netm@7940000">arm,coresight-etm4xarm,primecellp” -disabled7"" >apb_pclkatclkp out-portsportendpointoJ‚Oetm@7a40000">arm,coresight-etm4xarm,primecellp¤ -disabled7"" >apb_pclkatclkp out-portsportendpointoK‚Petm@7b40000">arm,coresight-etm4xarm,primecellp´ -disabled7"" >apb_pclkatclkp out-portsportendpointoL‚Qfunnel@7b60000">arm,coresight-etm4xarm,primecellp¶ -disabled7"" >apb_pclkatclkout-portsportendpointoM‚Win-ports,port@0pendpointoN‚Iport@1pendpointoO‚Jport@2pendpointoP‚Kport@3pendpointoQ‚Lport@4pendpointoR‚Xport@5pendpointoS‚Yport@6pendpointoT‚Zport@7pendpointoU‚[funnel@7b70000+>arm,coresight-dynamic-funnelarm,primecellp· -disabled7"" >apb_pclkatclkout-portsportendpointoV‚@in-portsportendpointoW‚Metm@7c40000">arm,coresight-etm4xarm,primecellpÄ -disabled7"" >apb_pclkatclkp out-portsportendpointoX‚Retm@7d40000">arm,coresight-etm4xarm,primecellpÔ -disabled7"" >apb_pclkatclkp out-portsportendpointoY‚Setm@7e40000">arm,coresight-etm4xarm,primecellpä -disabled7"" >apb_pclkatclkpout-portsportendpointoZ‚Tetm@7f40000">arm,coresight-etm4xarm,primecellpô -disabled7"" >apb_pclkatclkpout-portsportendpointo[‚Usram@290000>qcom,rpm-statsp)spmi@800f000>qcom,spmi-pmic-arb(pð@ @ @" 0ïcorechnlsobsrvrintrcnfg ©periph_irq F’š,*pmic@4>qcom,pm8005qcom,spmi-pmicp,gpio@c000 >qcom,pm8005-gpioqcom,spmi-gpiopÀ\P\l*‚\pmic@5>qcom,pm8005qcom,spmi-pmicp,regulators>qcom,pm8005-regulators|s1AþàYÈà§ôÃpmic@0>qcom,pm8998qcom,spmi-pmicp,pon@800>qcom,pm8998-ponp×çpwrkey>qcom,pm8941-pwrkeyõ= ®þtresin>qcom,pm8941-resinõ= ®-okayþrtemp-alarm@2400>qcom,spmi-temp-alarmp$$ ] thermal¹‚!charger@2800*>qcom,pm8998-coincellqcom,pm8941-coincellp( -disabledadc@3100>qcom,spmi-adc-rev2p11, &‚]channel@6p Gdie_tempadc-tm@3400>qcom,spmi-adc-tm-hcp44¹, -disabledrtc@6000>qcom,pm8941-rtcp`a ïrtcalarmagpio@c000 >qcom,pm8998-gpioqcom,spmi-gpiopÀ\P^l*‚^vol-up-key-default-state�gpio6»normal® 8 E‚¨audio-mclk-pin-active-state�gpio13»func2 Ypmic@1>qcom,pm8998qcom,spmi-pmicp,pmic@2>qcom,pmi8998qcom,spmi-pmicp,charger@1000>qcom,pmi8998-chargerp@-©usb-pluginbat-ovwdog-barkusbin-icl-change __ usbin_iusbin_v -disabledgpio@c000!>qcom,pmi8998-gpioqcom,spmi-gpiopÀ\P`l*‚`adc@4500>qcom,pmi8998-rradcpE &‚_pmic@3>qcom,pmi8998qcom,spmi-pmicp,labibb>qcom,pmi8998-lab-ibbibb ÜÜ ©sc-errocplab ÞÞ ©sc-errocppwm>qcom,pmi8998-lpg, f -disabledled-controller@d300+>qcom,pmi8998-flash-ledqcom,spmi-flash-ledpÓ -disabledleds@d800>qcom,pmi8998-wledpØÙ ØØ ©ovpshort Gbacklight -disabledusb@a8f8800>qcom,msm8998-dwc3qcom,dwc3p �ˆ-okay,t(7%G%t% %v%u#>cfg_noccoreifacesleepmock_utmi q%u%t �$ø'$´[ó©pwr_eventqusb2_physs_phy_irqU%„% –usb@a800000 >snps,dwc3p €Í ƒ ³ Ì äa #usb2-phy   ,high-speed :peripheralphy@c010000>qcom,msm8998-qmp-usb3-phyp  7%w%¦%y%x>auxrefcfg_ahbpipeusb3_phy_pipe_clk_srcäy„%E%F ‹phyphy_phy Bb²D -disabledphy@c012000>qcom,msm8998-qusb2-phyp  ¨-okayy7%y%ª >cfg_ahbref„%j Pc \(§d ge‚ammc@c0a4900%>qcom,msm8998-sdhciqcom,sdhci-msm-v4p I @ïhccore}Ý©hc_irqpwr_irq>ifacecorexo7%e%f" | -disableddma-controller@c144000>qcom,bam-v1.7.0p @P î7%%>bam_clk †’ ‘ ª ·‚fserial@c171000%>qcom,msm-uartdm-v1.4qcom,msm-uartdmp  m7%5%% >coreiface Äff Étxrx Ódefault ág-okaybluetooth>qcom,wcn3990-bt ë øh i j 0Ôi2c@c175000>qcom,i2c-qup-v2.2.1p P _7%&%% >coreiface Äff Étxrx Ódefaultsleep ák *lñ€ -disabled,i2c@c176000>qcom,i2c-qup-v2.2.1p ` `7%(%% >coreiface Äff  Étxrx Ódefaultsleep ám *nñ€ -disabled,i2c@c177000>qcom,i2c-qup-v2.2.1p p a7%*%% >coreiface Äf f  Étxrx Ódefaultsleep áo *pñ€ -disabled,i2c@c178000>qcom,i2c-qup-v2.2.1p € b7%,%% >coreiface Äf f  Étxrx Ódefaultsleep áq *rñ€ -disabled,i2c@c179000>qcom,i2c-qup-v2.2.1p � c7%.%% >coreiface Äff Étxrx Ódefaultsleep ás *tñ€-okay,touchscreen@20>syna,rmi4-i2cp ,'} Ódefaultsleep áu *vw \x 4y ? Srmi4-f01@1p irmi4-f12@12p {@ Œr � ®rmi4-f1a@1api2c@c17a000>qcom,i2c-qup-v2.2.1p   d7%0%% >coreiface Äff Étxrx Ódefaultsleep áz *{ñ€ -disabled,spi@c175000>qcom,spi-qup-v2.2.1p P _7%'%% >coreiface Äff Étxrx Ódefault á| -disabled,spi@c176000>qcom,spi-qup-v2.2.1p ` `7%)%% >coreiface Äff  Étxrx Ódefault á} -disabled,spi@c177000>qcom,spi-qup-v2.2.1p p a7%+%% >coreiface Äf f  Étxrx Ódefault á~ -disabled,spi@c178000>qcom,spi-qup-v2.2.1p € b7%-%% >coreiface Äf f  Étxrx Ódefault á -disabled,spi@c179000>qcom,spi-qup-v2.2.1p � c7%/%% >coreiface Äff Étxrx Ódefault ဠ-disabled,spi@c17a000>qcom,spi-qup-v2.2.1p   d7%1%% >coreiface Äff Étxrx Ódefault á� -disabled,dma-controller@c184000>qcom,bam-v1.7.0p @P ï7%6>bam_clk †’ ‘ ª ·‚‚serial@c1b0000%>qcom,msm-uartdm-v1.4qcom,msm-uartdmp  r7%E%6 >coreiface-okayi2c@c1b5000>qcom,i2c-qup-v2.2.1p P e7%7%6 >coreiface Ä‚‚ Étxrx Ódefaultsleep რ*„ñ€ -disabled,i2c@c1b6000>qcom,i2c-qup-v2.2.1p ` f7%9%6 >coreiface Ä‚‚  Étxrx Ódefaultsleep á… *†ñ€ -disabled,i2c@c1b7000>qcom,i2c-qup-v2.2.1p p g7%;%6 >coreiface Ä‚ ‚  Étxrx Ódefaultsleep ᇠ*ˆñ€ -disabled,i2c@c1b8000>qcom,i2c-qup-v2.2.1p € h7%=%6 >coreiface Ä‚ ‚  Étxrx Ódefaultsleep በ*Šñ€ -disabled,i2c@c1b9000>qcom,i2c-qup-v2.2.1p � i7%?%6 >coreiface Ä‚‚ Étxrx Ódefaultsleep á‹ *Œñ€ -disabled,i2c@c1ba000>qcom,i2c-qup-v2.2.1p   j7%A%6 >coreiface Ä‚‚ Étxrx Ódefaultsleep á� *Žñ€ -disabled,spi@c1b5000>qcom,spi-qup-v2.2.1p P e7%8%6 >coreiface Ä‚‚ Étxrx Ódefault á� -disabled,spi@c1b6000>qcom,spi-qup-v2.2.1p ` f7%:%6 >coreiface Ä‚‚  Étxrx Ódefault á� -disabled,spi@c1b7000>qcom,spi-qup-v2.2.1p p g7%<%6 >coreiface Ä‚ ‚  Étxrx Ódefault á‘ -disabled,spi@c1b8000>qcom,spi-qup-v2.2.1p € h7%>%6 >coreiface Ä‚ ‚  Étxrx Ódefault á’ -disabled,spi@c1b9000>qcom,spi-qup-v2.2.1p � i7%@%6 >coreiface Ä‚‚ Étxrx Ódefault á“ -disabled,spi@c1ba000>qcom,spi-qup-v2.2.1p   j7%B%6 >coreiface Ä‚‚ Étxrx Ódefault á” -disabled,clock-controller@c8c0000>qcom,mmcc-msm8998äxJp ŒJ>xogpll0dsi0dsidsi0bytedsi1dsidsi1bytehdmiplldplinkdpvcogpll0_divD7"%²••––%¸‚—display-subsystem@c900000>qcom,msm8998-mdssp �ïmdss S*7—>—@—C>ifacebuscoreU—M˜,t -disabled‚™display-controller@c901000>qcom,msm8998-dpu p �ð šŽð ›  ›€@ïmdpregdmavbifvbif_nrt™(7—>—@—Œ—C—F>ifacebusmnoccorevsync q—F �$ø^šU1opp-table>operating-points-v2‚šopp-171430000ë 7Ðpòopp-275000000ëd*Àòopp-330000000ë«f€òopp-412500000ë–@ ò›ports,port@0pendpointoœ‚Ÿport@1pendpointo�‚ dsi@c994000)>qcom,msm8998-dsi-ctrlqcom,mdss-dsi-ctrlp ™@ ïdsi_ctrl™07—H—R—A—J—>—@$>bytebyte_intfpixelcoreifacebus q——/ ••^žU1•#dsi, -disabledports,port@0pendpointoŸ‚œport@1pendpointphy@c994400>qcom,dsi-phy-10nm-8998p ™D ™F€ ™Jàïdsi_phydsi_phy_lanedsi_pll7—>" >ifacerefäy -disabled‚•dsi@c996000)>qcom,msm8998-dsi-ctrlqcom,mdss-dsi-ctrlp ™` ïdsi_ctrl™07—I—S—B—K—>—@$>bytebyte_intfpixelcoreifacebus q——0 ––^žU1–#dsi, -disabledports,port@0pendpointo ‚�port@1pendpointphy@c996400>qcom,dsi-phy-10nm-8998p ™d ™f€ ™jïdsi_phydsi_phy_lanedsi_pll7—>" >ifacerefäy -disabled‚–video-codec@cc00000>qcom,msm8998-venusp Àð U— 7—8—9—:—;>coreifacebusmbus M˜˜˜ ˜˜˜˜˜ ˜ ˜ ˜ ˜˜!˜(˜)˜+˜,˜-˜˜1¯¡ -disabledvideo-decoder>venus-decoder7—<>coreU—video-encoder>venus-encoder7—=>coreU—iommu@cd00000">qcom,msm8998-smmu-v2qcom,smmu-v2p ÐÏ7—Œ—�—Ž>iface-mmiface-smmubus-smmuÜð   ôõ÷øùúûüýþÿU— ‚˜remoteproc@17300000>qcom,msm8998-adsp-pasp0@@@ꢢ¢¢¢#©wdogfatalreadyhandoverstop-ack7">xo¯£þ¤stopU14cx -disabledglink-edge �GlpassÞ mailbox@17911000<>qcom,msm8998-apcs-hmss-globalqcom,msm8994-apcs-kpss-globalp‘ Ù‚timer@17920000,t>arm,armv7-timer-memp’frame@17921000 åp’’ frame@17923000 å  p’0 -disabledframe@17924000 å  p’@ -disabledframe@17925000 å  p’P -disabledframe@17926000 å  p’` -disabledframe@17927000 å  p’p -disabledframe@17928000 å p’€ -disabledinterrupt-controller@17a00000 >arm,gic-v3p °*,t ò   ‚wifi@18800000>qcom,wcn3990-wifi-okayp€€ïmembase¯¥7">cxo_ref_clk_pin��žŸ ¡¢¤¥¦§¨©M¦¦  < X§ mh i ’jgpio-keys >gpio-keysGVolume buttons ¥ Ódefault á¨key-vol-up GVolume up s^þs ° Âgpio-hall-sensor >gpio-keysGHall effect sensor Ódefault á©event-hall-sensorGHall Effect Sensor s'| Ðþ á Âvph-pwr-regulator>regulator-fixed óvph_pwrA8u Y8u à ‚disp-vddts-regulator>regulator-fixed ódisp-vddts-regulator '2  ‚x interrupt-parentqcom,msm-id#address-cells#size-cellsmodelcompatiblechassis-typeqcom,board-iddevice_typeregrangesno-mapphandleqcom,client-idqcom,vmidalloc-rangessizeconsole-sizepmsg-sizerecord-sizeftrace-size#clock-cellsclock-frequencyclock-output-namesenable-methodcapacity-dmips-mhzcpu-idle-statesnext-level-cachecache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-hzrequired-oppsinterruptsqcom,rpm-msg-rammboxesqcom,glink-channelsclocksclock-names#power-domain-cellsoperating-points-v2opp-levelvdd_s1-supplyvdd_s2-supplyvdd_s3-supplyvdd_s4-supplyvdd_s5-supplyvdd_s6-supplyvdd_s7-supplyvdd_s8-supplyvdd_s9-supplyvdd_s10-supplyvdd_s11-supplyvdd_s12-supplyvdd_s13-supplyvdd_l1_l27-supplyvdd_l2_l8_l17-supplyvdd_l3_l11-supplyvdd_l4_l5-supplyvdd_l6-supplyvdd_l7_l12_l14_l15-supplyvdd_l9-supplyvdd_l10_l23_l25-supplyvdd_l13_l19_l21-supplyvdd_l16_l28-supplyvdd_l18_l22-supplyvdd_l20_l24-supplyvdd_l26-supplyvdd_lvs1_lvs2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-system-loadvdd_bob-supplymemory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellspolling-delay-passivethermal-sensorstemperaturehysteresis#reset-cellsprotected-clocksbits#qcom,sensorsinterrupt-names#thermal-sensor-cells#iommu-cells#global-interruptsreg-nameslinux,pci-domainbus-rangenum-lanesphysphy-namesstatusinterrupt-map-maskinterrupt-mappower-domainsiommu-mapperst-gpios#phy-cellsresetsreset-namesvdda-phy-supplyvdda-pll-supplylanes-per-directionfreq-table-hzvcc-supplyvccq-supplyvccq2-supplyvdd-hba-supplyvcc-max-microampvccq-max-microampvccq2-max-microamp#hwlock-cellsgpio-rangesgpio-controller#gpio-cellsgpio-reserved-rangespinsdrive-strengthbias-disablebias-pull-upfunctionbias-pull-downoutput-highoutput-lowinterrupts-extendedqcom,smem-statesqcom,smem-state-namesqcom,halt-regspower-domain-nameslabeliommusopp-supported-hwpx-supplyremote-endpointarm,scatter-gatherqcom,eeqcom,channelregulator-enable-ramp-delayregulator-always-onmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cellsinput-enableqcom,drive-strengthpower-source#pwm-cellsassigned-clocksassigned-clock-ratesqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,parkmode-disable-ss-quirksnps,has-lpm-erratumsnps,hird-thresholdmaximum-speeddr_modeqcom,tcsr-regnvmem-cellsvdd-supplyvdda-phy-dpdm-supplybus-width#dma-cellsqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namespinctrl-namespinctrl-0vddio-supplyvddxo-supplyvddrf-supplyvddch0-supplymax-speedpinctrl-1vio-supplysyna,reset-delay-mssyna,startup-delay-mssyna,nosleep-modetouchscreen-x-mmtouchscreen-y-mmsyna,sensor-typesyna,rezero-wait-msassigned-clock-parents#mbox-cellsframe-number#redistributor-regionsredistributor-strideqcom,snoc-host-cap-8bit-quirkqcom,no-msa-ready-indicatorvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplyautorepeatdebounce-intervalwakeup-sourcelinux,input-typelinux,can-disableregulator-nameregulator-boot-ongpioenable-active-high