Ð þíÛŒ8ÏÀ( Ìψ$,+8Qualcomm Technologies, Inc. MSM8998 v1 MTP>qcom,msm8998-mtpqcom,msm8998IhandsetVchosendserial0:115200n8memory@80000000pmemory|€reserved-memory,€memory@85800000|…€`‡memory@85e00000|…à‡smem-mem@86000000|† ‡Žmemory@86200000|† Їmemory@88f00000>qcom,rmtfs-mem|ˆð ‡–¥memory@8ab00000|аp‡memory@8b200000|‹  ‡ޤmemory@8cc00000|ŒÀ‡Ž3memory@93c00000|“ÀP‡Ž¢memory@94100000|” ‡Ž2memory@94300000|”0ð‡Ž:memory@95200000|• ‡memory@95210000|•!P‡memory@95600000|•`‡memory@95700000|•p‡ަmpss-metadata¯  ¼@‡Ž4clocksxo-board >fixed-clockÁÎ$ø Þxo_boardŽsleep-clk >fixed-clockÁÎüŽ#cpus,cpu@0pcpu >qcom,kryo280|ñpsciÿ"Žl2-cache>cache3?Žcpu@1pcpu >qcom,kryo280|ñpsciÿ"Ž cpu@2pcpu >qcom,kryo280|ñpsciÿ"Ž cpu@3pcpu >qcom,kryo280|ñpsciÿ"Ž cpu@100pcpu >qcom,kryo280|ñpsciÿ"Ž l2-cache>cache3?Žcpu@101pcpu >qcom,kryo280|ñpsciÿ"Ž cpu@102pcpu >qcom,kryo280|ñpsciÿ"Žcpu@103pcpu >qcom,kryo280|ñpsciÿ"Žcpu-mapcluster0core0Mcore1M core2M core3M cluster1core0M core1M core2Mcore3Midle-statesQpscicpu-sleep-0-0>arm,idle-state^little-retentionn…Q–V¦øŽcpu-sleep-0-1>arm,idle-state^little-power-collapsen@….–Ò¦#ß·Žcpu-sleep-1-0>arm,idle-state^big-retentionn…O–R¦Žcpu-sleep-1-1>arm,idle-state^big-power-collapsen@…Ô–ë¦$Ë·Žfirmwarescm>qcom,scm-msm8998qcom,scmopp-table-dsi>operating-points-v2ŽŸopp-131250000ÈÒ·PÏopp-210000000È „X€Ïopp-312500000È _ Ïpsci >arm,psci-1.0øsmcremoteproc$>qcom,msm8998-rpm-procqcom,rpm-procglink-edge>qcom,glink-rpm ݨèùrpm-requests$>qcom,rpm-msm8998qcom,glink-smd-rpm rpm_requestsclock-controller>qcom,rpmcc-msm8998qcom,rpmccxoÁŽ"power-controller>qcom,msm8998-rpmpd';Ž1opp-table>operating-points-v2Žopp1Oopp2O opp3O0opp4O@Žopp5O€Žopp6OÀopp7OŽopp8O@opp9O€Žœopp10Oregulators-0>qcom,rpm-pm8998-regulatorsYguƒ‘Ÿ­»É׿õ%:L]k…“ªÁÔçú s3¡@6¡@Žs4w@6w@NŽs5 €6 ÀŽs7 » 6¯ Žl1 m€6 m€Ž(l2O€6O€Ž)l3B@6B@l5 56 5ލl6–€6–€l7w@6w@Žnl8O€6O€l9–€6-*€l10–€6-*€l11B@6B@l12w@6w@Žel13–€6-*€Žhl14¯À6¯Àl15w@6w@l16)B€6)B€l17åÀ6åÀŽol18)B€6)B€l19-æ6-æl20-*€6-*€NŽ+l21-*€6-*€g 5NŽgl22+³€6+³€l232‰€62‰€l24/€6/€Žfl25/]62‰€Žpl26O€6O€NŽ,l28-æ6-ælvs1w@6w@lvs2w@6w@Ž9regulators-1>qcom,rpm-pmi8998-regulators}bob2‰€66smem >qcom,smemŒšsmp2p-lpass >qcom,smp2p¢»­ Ýžù ¬»master-kernelËmaster-kernelÛŽ¥slave-kernel Ëslave-kernelòŽ£smp2p-mpss >qcom,smp2p¢³¬ ÝÃù¬»master-kernelËmaster-kernelÛŽ/slave-kernel Ëslave-kernelòŽ.smp2p-slpi >qcom,smp2p¢á® ݲù¬»master-kernelËmaster-kernelÛŽ;slave-kernel Ëslave-kernelòŽ8thermal-zonescpu0-thermalú.tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalcpu1-thermalú.tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalcpu2-thermalú.tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalcpu3-thermalú.tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalcpu4-thermalú.tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalcpu5-thermalú.tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalcpu6-thermalú. tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalcpu7-thermalú. tripstrip-point0>$øJÐQpassivecpu-crit>­°JÐ Qcriticalgpu-bottom-thermalú. tripstrip-point0>_�JÐQhotgpu-top-thermalú. tripstrip-point0>_�JÐQhotclust0-mhm-thermalú.tripstrip-point0>_�JÐQhotclust1-mhm-thermalú.tripstrip-point0>_�JÐQhotcluster1-l2-thermalú. tripstrip-point0>_�JÐQhotmodem-thermalú. tripstrip-point0>_�JÐQhotmem-thermalú. tripstrip-point0>_�JÐQhotwlan-thermalú. tripstrip-point0>_�JÐQhotq6-dsp-thermalú. tripstrip-point0>_�JÐQhotcamera-thermalú. tripstrip-point0>_�JÐQhotmultimedia-thermalú. tripstrip-point0>_�JÐQhotpm8998-thermalú.!tripspm8998-alert0>š(JÐQpassivepm8998-crit>èHJÐ Qcriticaltimer>arm,armv8-timer0Ýsoc@0,€ÿÿÿÿ >simple-busclock-controller@100000>qcom,gcc-msm8998ÁU'|  xosleep_clk "# bµ¶·Ž%sram@778000>qcom,rpm-msg-ram|w€pŽqfprom@784000 >qcom,msm8998-qfpromqcom,qfprom|x@b,hstx-trim@23a|:sŽdthermal@10ab000!>qcom,msm8998-tsensqcom,tsens-v2| °  xÝʽ†uplowcritical–Žthermal@10ae000!>qcom,msm8998-tsensqcom,tsens-v2| à Ðxݸ®†uplowcritical–Ž iommu@1680000">qcom,msm8998-smmu-v2qcom,smmu-v2|h¬¹HÝlmnopqŽ&iommu@16c0000">qcom,msm8998-smmu-v2qcom,smmu-v2|l¬¹xÝuvwxyzÎÏÐÑާpcie@1c00000$>qcom,pcie-msm8998qcom,pcie-msm8996 |À  ¨ÌparfdbielbiconfigppciÖçÿ,ñû$pciephy okay0€ 00Ð Ý•†msi�$‡ˆŠ‹(%^%[%\%]%_"pipeauxcfgbus_masterbus_slave2%@&€ J'#pcie@0ppci|çÿ,€phy@1c06000>qcom,msm8998-qmp-pcie-phy|À` okay %`%\%©%^auxcfg_ahbrefpipeÞpcie_0_pipe_clk_srcÁVa%L%N hphycommont(„)Ž$ufshc@1da4000,>qcom,msm8998-ufshcqcom,ufshcjedec,ufs-2.0|Ú@% Ý û*ufsphy”2% okayUncore_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clk@%m%%l%s"P%r%p%q@¨úð€ ëÂ<4`ðÑ€a%hrst¶+Á,ÍÚ,é q°ú‹€ q°Ž-phy@1da7000>qcom,msm8998-qmp-ufs-phy|Úp"P%o%¨refref_auxqrefhufsphya-V okayt(„)Ž*hwlock@1f40000>qcom,tcsr-mutex|ôŽsyscon@1f60000>qcom,msm8998-tcsrsyscon|öŽ0syscon@1fc0000>qcom,msm8998-tcsrsyscon|ü`Žcpinctrl@3400000>qcom,msm8998-pinctrl|@À ÝÐ-'–9IòUQŽ'sdc2-on-stateŽiclk-pins jsdc2_clko~cmd-pins jsdc2_cmdo ‹data-pins jsdc2_datao ‹sdc2-off-stateŽkclk-pins jsdc2_clko~cmd-pins jsdc2_cmdo‹data-pins jsdc2_datao‹sdc2-cd-statejgpio95˜gpio‹oŽjblsp1-uart3-on-stateŽmtx-pinsjgpio45 ˜blsp_uart3_ao~rx-pinsjgpio46 ˜blsp_uart3_ao‹cts-pinsjgpio47 ˜blsp_uart3_ao¡rfr-pinsjgpio48 ˜blsp_uart3_ao~blsp1-i2c1-default-state jgpio2gpio3 ˜blsp_i2c1o~Žqblsp1-i2c1-sleep-state-state jgpio2gpio3 ˜blsp_i2c1o‹Žrblsp1-i2c2-default-statejgpio32gpio33 ˜blsp_i2c2o~Žsblsp1-i2c2-sleep-state-statejgpio32gpio33 ˜blsp_i2c2o‹Žtblsp1-i2c3-default-statejgpio47gpio48 ˜blsp_i2c3o~Žublsp1-i2c3-sleep-statejgpio47gpio48 ˜blsp_i2c3o‹Žvblsp1-i2c4-default-statejgpio10gpio11 ˜blsp_i2c4o~Žwblsp1-i2c4-sleep-statejgpio10gpio11 ˜blsp_i2c4o‹Žxblsp1-i2c5-default-statejgpio87gpio88 ˜blsp_i2c5o~Žyblsp1-i2c5-sleep-statejgpio87gpio88 ˜blsp_i2c5o‹Žzblsp1-i2c6-default-statejgpio43gpio44 ˜blsp_i2c6o~Ž{blsp1-i2c6-sleep-statejgpio43gpio44 ˜blsp_i2c6o‹Ž|blsp1-spi-b-default-statejgpio23gpio28 ˜blsp1_spi_bo~blsp1-spi1-default-statejgpio0gpio1gpio2gpio3 ˜blsp_spi1o~Ž}blsp1-spi2-default-statejgpio31gpio34gpio32gpio33 ˜blsp_spi2o~Ž~blsp1-spi3-default-statejgpio45gpio46gpio47gpio48 ˜blsp_spi2o~Žblsp1-spi4-default-statejgpio8gpio9gpio10gpio11 ˜blsp_spi4o~Ž€blsp1-spi5-default-statejgpio85gpio86gpio87gpio88 ˜blsp_spi5o~Ž�blsp1-spi6-default-statejgpio41gpio42gpio43gpio44 ˜blsp_spi6o~Ž‚blsp2-i2c1-default-statejgpio55gpio56 ˜blsp_i2c7o~Ž„blsp2-i2c1-sleep-statejgpio55gpio56 ˜blsp_i2c7o‹Ž…blsp2-i2c2-default-state jgpio6gpio7 ˜blsp_i2c8o~ކblsp2-i2c2-sleep-state jgpio6gpio7 ˜blsp_i2c8o‹އblsp2-i2c3-default-statejgpio51gpio52 ˜blsp_i2c9o~Žˆblsp2-i2c3-sleep-statejgpio51gpio52 ˜blsp_i2c9o‹މblsp2-i2c4-default-statejgpio67gpio68 ˜blsp_i2c10o~ŽŠblsp2-i2c4-sleep-statejgpio67gpio68 ˜blsp_i2c10o‹Ž‹blsp2-i2c5-default-statejgpio60gpio61 ˜blsp_i2c11o~ŽŒblsp2-i2c5-sleep-statejgpio60gpio61 ˜blsp_i2c11o‹Ž�blsp2-i2c6-default-statejgpio83gpio84 ˜blsp_i2c12o~ŽŽblsp2-i2c6-sleep-statejgpio83gpio84 ˜blsp_i2c12o‹Ž�blsp2-spi1-default-statejgpio53gpio54gpio55gpio56 ˜blsp_spi7o~Ž�blsp2-spi2-default-statejgpio4gpio5gpio6gpio7 ˜blsp_spi8o~Ž‘blsp2-spi3-default-statejgpio49gpio50gpio51gpio52 ˜blsp_spi9o~Ž’blsp2-spi4-default-statejgpio65gpio66gpio67gpio68 ˜blsp_spi10o~Ž“blsp2-spi5-default-statejgpio58gpio59gpio60gpio61 ˜blsp_spi11o~Ž”blsp2-spi6-default-statejgpio81gpio82gpio83gpio84 ˜blsp_spi12o~Ž•remoteproc@4080000>qcom,msm8998-mss-pil|  Ìqdsp6rmbL°À.....0†wdogfatalreadyhandoverstop-ackshutdown-ack@%«%$%¬%­%®%¯""2ifacebusmemgpll0_msssnoc_aximnoc_axiqdssxoÄ/Õstopa%l hmss_restartë00P@211úcxmx okaymbaŒ2mpssŒ3metadataŒ4glink-edge ÝÄ modem»ùgpu@5000000>qcom,adreno-540.1qcom,adreno|Ìkgsl_3d0_reg_memory0%M5%°%K55)ifacerbbmtimermemmem_ifacerbcprcore Ý,6;721  disabledopp-table>operating-points-v2Ž7opp-710000097È*Q½áO€ÿopp-670000048È'ïc°O@ÿopp-596000097È#†=aOÿopp-515000097ȲG!OÀÿopp-414000000È­#€O€ÿopp-342000000Èb�€O@ÿopp-257000000ÈQ‚@O0ÿiommu@5040000">qcom,msm8998-smmu-v2qcom,smmu-v2|%M%°%Kifacememmem_iface¹¬$ÝIJK25Ž6clock-controller@5065000>qcom,msm8998-gpuccÁU'|P�"%º xogpll0Ž5iommu@5100000">qcom,msm8998-smmu-v2qcom,smmu-v2|%¼bus¹¬œÝ≊‹Œ�Ž��‘’“‰2%  disabledremoteproc@5800000>qcom,msm8998-slpi-pas|€@@@°†8888#†wdogfatalreadyhandoverstop-ack+9"xoŒ:Ä;Õstop21ússc_cx okayglink-edge ݳ dsps»ùstm@6002000 >arm,coresight-stmarm,primecell| (Ìstm-basestm-stimulus-base okay"" apb_pclkatclkout-portsportendpoint5<Ž>funnel@6041000+>arm,coresight-dynamic-funnelarm,primecell| okay"" apb_pclkatclkout-portsportendpoint5=ŽBin-ports,port@7|endpoint5>Ž<funnel@6042000+>arm,coresight-dynamic-funnelarm,primecell|  okay"" apb_pclkatclkout-portsportendpoint5?ŽCin-ports,port@6|endpoint5@ŽVfunnel@6045000+>arm,coresight-dynamic-funnelarm,primecell|P okay"" apb_pclkatclkout-portsportendpoint5AŽGin-ports,port@0|endpoint5BŽ=port@1|endpoint5CŽ?replicator@6046000/>arm,coresight-dynamic-replicatorarm,primecell|` okay"" apb_pclkatclkout-portsportendpoint5DŽHin-portsportendpoint5EŽFetf@6047000 >arm,coresight-tmcarm,primecell|p okay"" apb_pclkatclkout-portsportendpoint5FŽEin-portsportendpoint5GŽAetr@6048000 >arm,coresight-tmcarm,primecell|€ okay"" apb_pclkatclkEin-portsportendpoint5HŽDetm@7840000">arm,coresight-etm4xarm,primecell|„ okay"" apb_pclkatclkMout-portsportendpoint5IŽNetm@7940000">arm,coresight-etm4xarm,primecell|” okay"" apb_pclkatclkM out-portsportendpoint5JŽOetm@7a40000">arm,coresight-etm4xarm,primecell|¤ okay"" apb_pclkatclkM out-portsportendpoint5KŽPetm@7b40000">arm,coresight-etm4xarm,primecell|´ okay"" apb_pclkatclkM out-portsportendpoint5LŽQfunnel@7b60000">arm,coresight-etm4xarm,primecell|¶  disabled"" apb_pclkatclkout-portsportendpoint5MŽWin-ports,port@0|endpoint5NŽIport@1|endpoint5OŽJport@2|endpoint5PŽKport@3|endpoint5QŽLport@4|endpoint5RŽXport@5|endpoint5SŽYport@6|endpoint5TŽZport@7|endpoint5UŽ[funnel@7b70000+>arm,coresight-dynamic-funnelarm,primecell|·  disabled"" apb_pclkatclkout-portsportendpoint5VŽ@in-portsportendpoint5WŽMetm@7c40000">arm,coresight-etm4xarm,primecell|Ä okay"" apb_pclkatclkM out-portsportendpoint5XŽRetm@7d40000">arm,coresight-etm4xarm,primecell|Ô okay"" apb_pclkatclkM out-portsportendpoint5YŽSetm@7e40000">arm,coresight-etm4xarm,primecell|ä okay"" apb_pclkatclkMout-portsportendpoint5ZŽTetm@7f40000">arm,coresight-etm4xarm,primecell|ô okay"" apb_pclkatclkMout-portsportendpoint5[ŽUsram@290000>qcom,rpm-stats|)spmi@800f000>qcom,spmi-pmic-arb(|ð@ @ @" 0Ìcorechnlsobsrvrintrcnfg †periph_irq ÝFX`,òpmic@4>qcom,pm8005qcom,spmi-pmic|,gpio@c000 >qcom,pm8005-gpioqcom,spmi-gpio|À9-\IòŽ\pmic@5>qcom,pm8005qcom,spmi-pmic|,regulators>qcom,pm8005-regulatorsYs1þà6Èàmô‰pmic@0>qcom,pm8998qcom,spmi-pmic|,pon@800>qcom,pm8998-pon|�­pwrkey>qcom,pm8941-pwrkeyÝ»= ‹Ätresin>qcom,pm8941-resinÝ»= ‹  disabledtemp-alarm@2400>qcom,spmi-temp-alarm|$Ý$Ï]Ûthermal–Ž!charger@2800*>qcom,pm8998-coincellqcom,pm8941-coincell|(  disabledadc@3100>qcom,spmi-adc-rev2|1Ý1,ìŽ]channel@6|  die_tempadc-tm@3400>qcom,spmi-adc-tm-hc|4Ý4–,  disabledrtc@6000>qcom,pm8941-rtc|`a ÌrtcalarmÝagpio@c000 >qcom,pm8998-gpioqcom,spmi-gpio|À9-^IòŽ^pmic@1>qcom,pm8998qcom,spmi-pmic|,pmic@2>qcom,pmi8998qcom,spmi-pmic|,charger@1000>qcom,pmi8998-charger|@Ý-†usb-pluginbat-ovwdog-barkusbin-icl-changeÏ__Ûusbin_iusbin_v  disabledgpio@c000!>qcom,pmi8998-gpioqcom,spmi-gpio|À9-`IòŽ`adc@4500>qcom,pmi8998-rradc|EìŽ_pmic@3>qcom,pmi8998qcom,spmi-pmic|,labibb>qcom,pmi8998-lab-ibbibb ÝÜÜ †sc-errocplab ÝÞÞ †sc-errocppwm>qcom,pmi8998-lpg,þ  disabledled-controller@d300+>qcom,pmi8998-flash-ledqcom,spmi-flash-led|Ó  disabledleds@d800>qcom,pmi8998-wled|ØÙ ÝØØ †ovpshort  backlight  disabledusb@a8f8800>qcom,msm8998-dwc3qcom,dwc3| �ˆ okay,€(%G%t% %v%u#cfg_noccoreifacesleepmock_utmi %u%t $ø'$Ý´[ó†pwr_eventqusb2_physs_phy_irq2%a%usb@a800000 >snps,dwc3| €Í ݃ . G _ûabusb2-phyusb3-phy ~ “ §hostphy@c010000>qcom,msm8998-qmp-usb3-phy|  %w%¦%y%xauxrefcfg_ahbpipeÞusb3_phy_pipe_clk_srcÁVa%E%F hphyphy_phy ¯c²D okayt(„)Žbphy@c012000>qcom,msm8998-qusb2-phy|  ¨ okayV%y%ª cfg_ahbrefa%j ½d„e ÉfŽammc@c0a4900%>qcom,msm8998-sdhciqcom,sdhci-msm-v4| I @ÌhccoreÝ}݆hc_irqpwr_irqifacecorexo%e%f" Þ okay è'_ ñg ýh defaultsleep ij "kjdma-controller@c144000>qcom,bam-v1.7.0| @P Ýî%%bam_clk ,X 7 P ]Žlserial@c171000%>qcom,msm-uartdm-v1.4qcom,msm-uartdm|  Ým%5%% coreiface jll otxrx default m okaybluetooth>qcom,wcn3990-bt y †n “o  p ®0Ôi2c@c175000>qcom,i2c-qup-v2.2.1| P Ý_%&%% coreiface jll otxrx defaultsleep q "r΀  disabled,i2c@c176000>qcom,i2c-qup-v2.2.1| ` Ý`%(%% coreiface jll  otxrx defaultsleep s "t΀  disabled,i2c@c177000>qcom,i2c-qup-v2.2.1| p Ýa%*%% coreiface jl l  otxrx defaultsleep u "v΀  disabled,i2c@c178000>qcom,i2c-qup-v2.2.1| € Ýb%,%% coreiface jl l  otxrx defaultsleep w "x΀  disabled,i2c@c179000>qcom,i2c-qup-v2.2.1| � Ýc%.%% coreiface jll otxrx defaultsleep y "z΀  disabled,i2c@c17a000>qcom,i2c-qup-v2.2.1|   Ýd%0%% coreiface jll otxrx defaultsleep { "|΀  disabled,spi@c175000>qcom,spi-qup-v2.2.1| P Ý_%'%% coreiface jll otxrx default }  disabled,spi@c176000>qcom,spi-qup-v2.2.1| ` Ý`%)%% coreiface jll  otxrx default ~  disabled,spi@c177000>qcom,spi-qup-v2.2.1| p Ýa%+%% coreiface jl l  otxrx default   disabled,spi@c178000>qcom,spi-qup-v2.2.1| € Ýb%-%% coreiface jl l  otxrx default €  disabled,spi@c179000>qcom,spi-qup-v2.2.1| � Ýc%/%% coreiface jll otxrx default �  disabled,spi@c17a000>qcom,spi-qup-v2.2.1|   Ýd%1%% coreiface jll otxrx default ‚  disabled,dma-controller@c184000>qcom,bam-v1.7.0| @P Ýï%6bam_clk ,X 7 P ]Žƒserial@c1b0000%>qcom,msm-uartdm-v1.4qcom,msm-uartdm|  Ýr%E%6 coreiface okayi2c@c1b5000>qcom,i2c-qup-v2.2.1| P Ýe%7%6 coreiface jƒƒ otxrx defaultsleep „ "…΀  disabled,i2c@c1b6000>qcom,i2c-qup-v2.2.1| ` Ýf%9%6 coreiface jƒƒ  otxrx defaultsleep † "‡Î€  disabled,i2c@c1b7000>qcom,i2c-qup-v2.2.1| p Ýg%;%6 coreiface jƒ ƒ  otxrx defaultsleep ˆ "‰Î€  disabled,i2c@c1b8000>qcom,i2c-qup-v2.2.1| € Ýh%=%6 coreiface jƒ ƒ  otxrx defaultsleep Š "‹Î€  disabled,i2c@c1b9000>qcom,i2c-qup-v2.2.1| � Ýi%?%6 coreiface jƒƒ otxrx defaultsleep Œ "�΀  disabled,i2c@c1ba000>qcom,i2c-qup-v2.2.1|   Ýj%A%6 coreiface jƒƒ otxrx defaultsleep Ž "�΀  disabled,spi@c1b5000>qcom,spi-qup-v2.2.1| P Ýe%8%6 coreiface jƒƒ otxrx default �  disabled,spi@c1b6000>qcom,spi-qup-v2.2.1| ` Ýf%:%6 coreiface jƒƒ  otxrx default ‘  disabled,spi@c1b7000>qcom,spi-qup-v2.2.1| p Ýg%<%6 coreiface jƒ ƒ  otxrx default ’  disabled,spi@c1b8000>qcom,spi-qup-v2.2.1| € Ýh%>%6 coreiface jƒ ƒ  otxrx default “  disabled,spi@c1b9000>qcom,spi-qup-v2.2.1| � Ýi%@%6 coreiface jƒƒ otxrx default ”  disabled,spi@c1ba000>qcom,spi-qup-v2.2.1|   Ýj%B%6 coreiface jƒƒ otxrx default •  disabled,clock-controller@c8c0000>qcom,mmcc-msm8998ÁU'| ŒJxogpll0dsi0dsidsi0bytedsi1dsidsi1bytehdmiplldplinkdpvcogpll0_divD"%²––——%¸Ž˜display-subsystem@c900000>qcom,msm8998-mdss| �Ìmdss ÝSò˜>˜@˜Cifacebuscore2˜™,€  disabledŽšdisplay-controller@c901000>qcom,msm8998-dpu | �ð šŽð ›  ›€@Ìmdpregdmavbifvbif_nrtšÝ(˜>˜@˜Œ˜C˜Fifacebusmnoccorevsync ˜F $ø;›21opp-table>operating-points-v2Ž›opp-171430000È 7ÐpÏopp-275000000Èd*ÀÏopp-330000000È«f€Ïopp-412500000È–@ Ïœports,port@0|endpoint5�Ž port@1|endpoint5žŽ¡dsi@c994000)>qcom,msm8998-dsi-ctrlqcom,mdss-dsi-ctrl| ™@ Ìdsi_ctrlšÝ0˜H˜R˜A˜J˜>˜@$bytebyte_intfpixelcoreifacebus ˜˜/ ¸––;Ÿ21û–dsi,  disabledports,port@0|endpoint5 Ž�port@1|endpointphy@c994400>qcom,dsi-phy-10nm-8998| ™D ™F€ ™JàÌdsi_phydsi_phy_lanedsi_pll˜>" ifacerefÁV  disabledŽ–dsi@c996000)>qcom,msm8998-dsi-ctrlqcom,mdss-dsi-ctrl| ™` Ìdsi_ctrlšÝ0˜I˜S˜B˜K˜>˜@$bytebyte_intfpixelcoreifacebus ˜˜0 ¸——;Ÿ21û—dsi,  disabledports,port@0|endpoint5¡Žžport@1|endpointphy@c996400>qcom,dsi-phy-10nm-8998| ™d ™f€ ™jÌdsi_phydsi_phy_lanedsi_pll˜>" ifacerefÁV  disabledŽ—video-codec@cc00000>qcom,msm8998-venus| Àð Ý2˜ ˜8˜9˜:˜;coreifacebusmbus ™™™ ™™™™™ ™ ™ ™ ™™!™(™)™+™,™-™™1Œ¢  disabledvideo-decoder>venus-decoder˜<core2˜video-encoder>venus-encoder˜=core2˜iommu@cd00000">qcom,msm8998-smmu-v2qcom,smmu-v2| Ь˜Œ˜�˜Žiface-mmiface-smmubus-smmu¹ðÝ   ôõ÷øùúûüýþÿ2˜ Ž™remoteproc@17300000>qcom,msm8998-adsp-pas|0@@@°¢££££#†wdogfatalreadyhandoverstop-ack"xoŒ¤Ä¥Õstop21úcx okayglink-edge Ý� lpass»ù mailbox@17911000<>qcom,msm8998-apcs-hmss-globalqcom,msm8994-apcs-kpss-global|‘ ÏŽtimer@17920000,€>arm,armv7-timer-mem|’frame@17921000 ÛÝ|’’ frame@17923000 Û Ý |’0  disabledframe@17924000 Û Ý |’@  disabledframe@17925000 Û Ý |’P  disabledframe@17926000 Û Ý |’`  disabledframe@17927000 Û Ý |’p  disabledframe@17928000 Û Ý|’€  disabledinterrupt-controller@17a00000 >arm,gic-v3| °,€ò è ÿ Ý Žwifi@18800000>qcom,wcn3990-wifi okay|€€ÌmembaseŒ¦"cxo_ref_clk_pin�Ý�žŸ ¡¢¤¥¦§¨©§§  2 N¨ cn uo ˆpaliases ›/soc@0/serial@c1b0000 £/soc@0/serial@c171000vph-pwr-regulator>regulator-fixed «vph_pwr‰ ºŽ interrupt-parentqcom,msm-id#address-cells#size-cellsmodelcompatiblechassis-typeqcom,board-idstdout-pathdevice_typeregrangesno-mapphandleqcom,client-idqcom,vmidalloc-rangessize#clock-cellsclock-frequencyclock-output-namesenable-methodcapacity-dmips-mhzcpu-idle-statesnext-level-cachecache-levelcache-unifiedcpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-hzrequired-oppsinterruptsqcom,rpm-msg-rammboxesqcom,glink-channelsclocksclock-names#power-domain-cellsoperating-points-v2opp-levelvdd_s1-supplyvdd_s2-supplyvdd_s3-supplyvdd_s4-supplyvdd_s5-supplyvdd_s6-supplyvdd_s7-supplyvdd_s8-supplyvdd_s9-supplyvdd_s10-supplyvdd_s11-supplyvdd_s12-supplyvdd_s13-supplyvdd_l1_l27-supplyvdd_l2_l8_l17-supplyvdd_l3_l11-supplyvdd_l4_l5-supplyvdd_l6-supplyvdd_l7_l12_l14_l15-supplyvdd_l9-supplyvdd_l10_l23_l25-supplyvdd_l13_l19_l21-supplyvdd_l16_l28-supplyvdd_l18_l22-supplyvdd_l20_l24-supplyvdd_l26-supplyvdd_lvs1_lvs2-supplyregulator-min-microvoltregulator-max-microvoltregulator-allow-set-loadregulator-system-loadvdd_bob-supplymemory-regionhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellspolling-delay-passivethermal-sensorstemperaturehysteresis#reset-cellsprotected-clocksbits#qcom,sensorsinterrupt-names#thermal-sensor-cells#iommu-cells#global-interruptsreg-nameslinux,pci-domainbus-rangenum-lanesphysphy-namesstatusinterrupt-map-maskinterrupt-mappower-domainsiommu-mapperst-gpios#phy-cellsresetsreset-namesvdda-phy-supplyvdda-pll-supplylanes-per-directionfreq-table-hzvcc-supplyvccq-supplyvccq2-supplyvdd-hba-supplyvcc-max-microampvccq-max-microampvccq2-max-microamp#hwlock-cellsgpio-rangesgpio-controller#gpio-cellsgpio-reserved-rangespinsdrive-strengthbias-disablebias-pull-upfunctionbias-pull-downinterrupts-extendedqcom,smem-statesqcom,smem-state-namesqcom,halt-regspower-domain-nameslabeliommusopp-supported-hwpx-supplyremote-endpointarm,scatter-gatherqcom,eeqcom,channelregulator-enable-ramp-delayregulator-always-onmode-bootloadermode-recoverydebouncelinux,codeio-channelsio-channel-names#io-channel-cells#pwm-cellsassigned-clocksassigned-clock-ratessnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirksnps,parkmode-disable-ss-quirksnps,has-lpm-erratumsnps,hird-thresholddr_modeqcom,tcsr-regnvmem-cellsvdda-phy-dpdm-supplybus-widthcd-gpiosvmmc-supplyvqmmc-supplypinctrl-namespinctrl-0pinctrl-1#dma-cellsqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-namesvddio-supplyvddxo-supplyvddrf-supplyvddch0-supplymax-speedassigned-clock-parents#mbox-cellsframe-number#redistributor-regionsredistributor-strideqcom,snoc-host-cap-8bit-quirkqcom,no-msa-ready-indicatorvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplyserial0serial1regulator-nameregulator-boot-on