Ð þíIï8E((ÇDð ,Huawei Nexus 6P2huawei,anglerqcom,msm8994=handsetJÏV  cZaliasesq/soc@0/mmc@f9824900v/soc@0/mmc@f98a4900{/soc@0/serial@f991e000chosenƒserial0:115200n8clocksxo-board 2fixed-clock�œ$ø ¬xo_board¿sleep-clk 2fixed-clock�œü ¬sleep_clk¿cpus cpu@0Çcpu2arm,cortex-a53Ó×psciå¿l2-cache2cacheö¿cpu@1Çcpu2arm,cortex-a53Ó×psciå¿cpu@2Çcpu2arm,cortex-a53Ó×psciå¿cpu@3Çcpu2arm,cortex-a53Ó×psciå¿cpu@100Çcpu2arm,cortex-a57Ó×psciå¿l2-cache2cacheö¿cpu@101Çcpu2arm,cortex-a57Ó×psciå¿ cpu@102Çcpu2arm,cortex-a57Ó×psciå¿ cpu@103Çcpu2arm,cortex-a57Ó×psciå¿ cpu-mapcluster0core0core1core2core3cluster1core0core1 core2 core3 firmwarescm2qcom,scm-msm8994qcom,scmmemory@80000000ÇmemoryÓ€pmu2arm,cortex-a53-pmu psci 2arm,psci-0.2Þhvcremoteproc$2qcom,msm8994-rpm-procqcom,rpm-procsmd-edge ¨ &4rpm-requests2qcom,rpm-msm8994qcom,smd-rpm Drpm_requestsclock-controller2qcom,rpmcc-msm8994qcom,rpmcc�¿;power-controller2qcom,msm8994-rpmpdVj opp-table2operating-points-v2¿ opp1~opp2~opp3~opp4~opp5~opp6~reserved-memory ˆdfps-data@3400000Ó@�memory@3401000Ó@�smem@6a00000Ó  �¿memory@7000000Ó �memory@ca00000Ó  ð�memory@c64000002qcom,rmtfs-memÓÆ@�–memory@c6700000ÓÆp�memory@c7000000ÓÇ€�memory@c9400000ÓÉ@ð�reserved@6c00000ÓÀ@�tzapp@4800000Ó€��reserved@6300000Ó0p�smem 2qcom,smem¥³Äsmp2p-lpass 2qcom,smp2pÌ»­ ž Ö4master-kernelåmaster-kernelõslave-kernel åslave-kernel !smp2p-modem 2qcom,smp2p̳¬  Ö4master-kernelåmaster-kernelõslave-kernel åslave-kernel !soc@0 ˆÿÿÿÿ 2simple-businterrupt-controller@f90000002qcom,msm-qgic2 !Óùù ¿mailbox@f900d000%2qcom,msm8994-apcs-kpss-globalsysconÓùÐ 2¿ watchdog@f9017000$2qcom,apss-wdt-msm8994qcom,kpss-wdtÓùp>E timer@f9020000 ˆ2arm,armv7-timer-memÓùframe@f9021000Q Óùù frame@f9023000Q  Óù0 ^disabledframe@f9024000Q  Óù@ ^disabledframe@f9025000Q  ÓùP ^disabledframe@f9026000Q  Óù` ^disabledframe@f9027000Q Óùp ^disabledframe@f9028000Q Óù€ ^disabledusb@f92f88002qcom,msm8994-dwc3qcom,dwc3Óù/ˆ ˆ0´7…6*epwr_eventqusb2_phyhs_phy_irqss_phy_irq >rmŠsucoreifacesleepmock_utmi�sr‘$ø'¦´usb@f9200000 2snps,dwc3Óù Ì ƒÑê high-speed peripheralmmc@f9824900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4Óù‚I ù‚@hccore{Šehc_irqpwr_irq>vhuifacecorexo"defaultsleep0:DN^okay\mmc@f98a4900%2qcom,msm8994-sdhciqcom,sdhci-msm-v4ÓùŠIùŠ@hccore}Ýehc_irqpwr_irq>€iuifacecorexo"defaultsleep 0 : ! k"dD ^disableddma-controller@f99040002qcom,bam-v1.7.0Óù�@� î>:ubam_clkt‡ ­¿%serial@f991e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmÓù‘à l ucoreiface>H:"defaultsleep0#:$^okayi2c@f99230002qcom,i2c-qup-v2.2.1Óù’0 _>;: ucoreifaceœ€º% % ¿txrx"defaultsleep0&:'  ^disabledspi@f99230002qcom,spi-qup-v2.2.1Óù’0 _><: ucoreifaceº% % ¿txrx"defaultsleep0(:)  ^disabledi2c@f99240002qcom,i2c-qup-v2.2.1Óù’@ `>=: ucoreifaceœ€º%%¿txrx"defaultsleep0*:+  ^disabledi2c@f99260002qcom,i2c-qup-v2.2.1Óù’` b>A: ucoreifaceœ€º%%¿txrx"defaultsleep0,:-  ^disabledi2c@f99270002qcom,i2c-qup-v2.2.1Óù’p c>C: ucoreifaceœ€º..¿txrx"defaultsleep0/:0  ^disabledi2c@f99280002qcom,i2c-qup-v2.2.1Óù’€ d>E: ucoreifaceœ€º%%¿txrx"defaultsleep01:2  ^disableddma-controller@f99440002qcom,bam-v1.7.0Óù”@� ï>Mubam_clkt‡ ­¿.serial@f995e000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmÓù•à r ucoreiface>[Mº..¿txrx"defaultsleep03:4 ^disabledi2c@f99630002qcom,i2c-qup-v2.2.1Óù–0 e>NM ucoreifaceœ€º. . ¿txrx"defaultsleep05:6  ^disabledspi@f99660002qcom,spi-qup-v2.2.1Óù–` h>UM ucoreifaceº..¿txrx"defaultsleep07:8  ^disabledi2c@f99670002qcom,i2c-qup-v2.2.1Óù–p i>VM ucoreifaceœj¸º..¿txrx"defaultsleep09::  ^disabledclock-controller@fc4000002qcom,gcc-msm8994�ÉVÓü@  uxosleep>¿sram@fc4280002qcom,rpm-msg-ramÓüB€@¿restart@fc4ab000 2qcom,psholdÓüJ°spmi@fc4cf0002qcom,spmi-pmic-arbÓüLðüL°üL coreintrcnfg eperiph_irq ¾Ö  !hwlock@fd484000(2qcom,msm8994-tcsr-mutexqcom,tcsr-mutexÓýH@ã¿pinctrl@fd5100002qcom,msm8994-pinctrlÓýQ@ Ðñ"’  !U¿"blsp1-uart2-default-state .gpio4gpio5 3blsp_uart2<K¿#blsp1-uart2-sleep-state .gpio4gpio53gpio<X¿$blsp2-uart2-default-state.gpio45gpio46gpio47gpio48 3blsp_uart8<K¿3blsp2-uart2-sleep-state.gpio45gpio46gpio47gpio483gpio<K¿4i2c1-default-state .gpio2gpio3 3blsp_i2c1<K¿&i2c1-sleep-state .gpio2gpio33gpio<K¿'i2c2-default-state .gpio6gpio7 3blsp_i2c2<K¿*i2c2-sleep-state .gpio6gpio73gpio<K¿+i2c4-default-state.gpio19gpio20 3blsp_i2c4<K¿,i2c4-sleep-state.gpio19gpio203gpio<X¿-i2c5-default-state.gpio23gpio24 3blsp_i2c5<K¿/i2c5-sleep-state.gpio23gpio243gpio<K¿0i2c6-default-state.gpio28gpio27 3blsp_i2c6<K¿1i2c6-sleep-state.gpio28gpio273gpio<K¿2i2c7-default-state.gpio44gpio43 3blsp_i2c7<K¿5i2c7-sleep-state.gpio44gpio433gpio<K¿6blsp2-spi10-default-state¿7default-pins.gpio53gpio54gpio55 3blsp_spi10< Xcs-pins.gpio673gpio<Kblsp2-spi10-sleep-state.gpio53gpio54gpio553gpio<K¿8i2c11-default-state.gpio83gpio84 3blsp_i2c11<K¿9i2c11-sleep-state.gpio83gpio843gpio<K¿:blsp1-spi1-default-state¿(default-pins.gpio0gpio1gpio3 3blsp_spi1< Xcs-pins.gpio83gpio<Kblsp1-spi1-sleep-state.gpio0gpio1gpio33gpio<K¿)clk-on-state .sdc1_clkK<¿clk-off-state .sdc1_clkK<¿cmd-on-state .sdc1_cmdg<¿cmd-off-state .sdc1_cmdg<¿data-on-state .sdc1_datag<¿data-off-state .sdc1_datag<¿rclk-on-state .sdc1_rclkX¿rclk-off-state .sdc1_rclkX¿sdc2-clk-on-state .sdc2_clkK< ¿sdc2-clk-off-state .sdc2_clkK<¿sdc2-cmd-on-state .sdc2_cmdg< ¿sdc2-cmd-off-state .sdc2_cmdg<¿ sdc2-data-on-state .sdc2_datag< ¿sdc2-data-off-state .sdc2_datag<¿!clock-controller@fd8c00002qcom,mmcc-msm8994ÓýŒR�ÉVYuxogpll0mmssnoc_ahboxili_gfx3d_clk_srcdsi0plldsi0pllbytedsi1plldsi1pllbytehdmipll0>�;; (�<<<<< ‘/¯E�À<Ë÷98p#ÃF¿<sram@fdd000002qcom,msm8974-ocmemÓýÐ þÀ  ctrlmem ˆþÀ >;"<r ucoreiface gmu-sram@0Ótimer2arm,armv8-timer0ÿÿÿÿvph-pwr-regulator2regulator-fixedtvph_pwrƒ66 interrupt-parent#address-cells#size-cellsmodelcompatiblechassis-typeqcom,msm-idqcom,pmic-idqcom,board-idmmc1mmc2serial0stdout-path#clock-cellsclock-frequencyclock-output-namesphandledevice_typeregenable-methodnext-level-cachecache-levelcache-unifiedcpuinterruptsmboxesqcom,smd-edgeqcom,remote-pidqcom,smd-channels#power-domain-cellsoperating-points-v2opp-levelrangesno-mapqcom,client-idmemory-regionqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cells#mbox-cellsclockstimeout-secframe-numberstatusinterrupt-namesclock-namesassigned-clocksassigned-clock-ratespower-domainsqcom,select-utmi-as-pipe-clksnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkmaximum-speeddr_modereg-namespinctrl-namespinctrl-0pinctrl-1bus-widthnon-removablemmc-hs400-1_8vcd-gpios#dma-cellsqcom,eeqcom,controlled-remotelynum-channelsqcom,num-eesdmasdma-names#reset-cellsqcom,channel#hwlock-cellsgpio-controllergpio-ranges#gpio-cellsgpio-reserved-rangespinsfunctiondrive-strengthbias-disablebias-pull-downbias-pull-upregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-on