Ð þí 8�({X 3,Qualcomm Technologies, Inc. IPQ5018/AP-RDP432.1-C2$2qcom,ipq5018-rdp432-c2qcom,ipq5018clockssleep-clk 2fixed-clock=J}Z xo-board-clk 2fixed-clock=Jn6Zcpus cpu@0bcpu2arm,cortex-a53nrpsci€‘˜cpu@1bcpu2arm,cortex-a53nrpsci€‘˜l2-cache2cache¬¸ÃZopp-table-cpu2operating-points-v2ÑZopp-800000000Ü/¯ãÈàñ @opp-1008000000Ü<ÜãÈàñ @firmwarescm2qcom,scm-ipq5018qcom,scmmemory@40000000bmemoryn@pmu2arm,cortex-a53-pmu psci 2arm,psci-1.0ysmcreserved-memory bootloader@4a800000nJ€ %sbl@4aa00000nJ %smem@4ab00000 2qcom,smemnJ°%,tz@4ac00000nJÀ %soc@0 2simple-bus ÿÿÿÿphy@5b0002qcom,ipq5018-usb-hsphyn° ‘w4O;FokayZ pinctrl@10000002qcom,ipq5018-tlmmn0 ÐM]i/uŠZuart1-state›gpio31gpio32gpio33gpio34  blsp1_uart1©¸Z sdc-default-stateZ clk-pins›gpio9  sdc1_clk©Çcmd-pins›gpio8  sdc1_cmd©Ôdata-pins›gpio4gpio5gpio6gpio7  sdc1_data©Çclock-controller@18000002qcom,gcc-ipq5018n€$‘ =áZhwlock@19050002qcom,tcsr-mutexn�PîZmmc@7804000%2qcom,ipq5018-sdhciqcom,sdhci-msm-v5n€@ühc{Šhc_irqpwr_irq‘YZifacecorexo"Fokay0 :defaultHUd q°rdma-controller@78840002qcom,bam-v1.7.0nˆ@Ð î‘bam_clk|‡Z serial@78af000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmnŠð k‘ coreifaceFokay0 :defaultspi@78b50002qcom,spi-qup-v2.2.1 n‹P _‘ coreiface�  ”txrx Fdisabledusb@8af88002qcom,ipq5018-dwc3qcom,dwc3n¯ˆ > hs_phy_irq ‘ufxvcoreifacesleepmock_utmi4bž Fokayusb@8a00000 2snps,dwc3n à‘vref Œ »usb2-phyÅ ÊÙñ7hostinterrupt-controller@b0000002qcom,msm-qgic2 n   @   uŠ    úZv2m@02arm,gic-v2m-framenø?v2m@10002arm,gic-v2m-framenø?watchdog@b017000$2qcom,apss-wdt-ipq5018qcom,kpss-wdtn p@ ‘ mailbox@b111000<2qcom,ipq5018-apcs-apps-globalqcom,ipq6018-apcs-apps-globaln =‘ pllxogpll0NZclock@b1160002qcom,ipq5018-a53plln `@=‘xoZtimer@b1200002arm,armv7-timer-memn  frame@b120000n   Zframe@b123000n 0  Z Fdisabledframe@b124000Z  n @ Fdisabledframe@b125000n P  Z Fdisabledframe@b126000n `  Z Fdisabledframe@b127000n p  Z Fdisabledframe@b128000n € Z Fdisabledtimer2arm,armv8-timer0aliasesg/soc@0/serial@78af000chosenoserial0:115200n8 interrupt-parent#address-cells#size-cellsmodelcompatible#clock-cellsclock-frequencyphandledevice_typeregenable-methodnext-level-cacheclocksoperating-points-v2cache-levelcache-sizecache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsqcom,sdi-enabledinterruptsrangesno-maphwlocksresets#phy-cellsstatusgpio-controller#gpio-cellsgpio-rangesinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-pull-downbias-disablebias-pull-up#reset-cells#hwlock-cellsreg-namesinterrupt-namesclock-namesnon-removablepinctrl-0pinctrl-namesmmc-ddr-1_8vmmc-hs200-1_8vmax-frequencybus-width#dma-cellsqcom,eedmasdma-namesqcom,select-utmi-as-pipe-clkphy-namesphystx-fifo-resizesnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modemsi-controller#mbox-cellsframe-numberserial0stdout-path