Ð þía!8ZD(ÝZ $mediatek,mt8365-evkmediatek,mt8365 +"7MediaTek MT8365 Open Platform EVKcpus+opp-table-0operating-points-v2=H opp-850000000P2©ø€W ëopp-918000000P6·‘€W 4Nopp-987000000P:ÔlÀW }Œopp-1056000000P>ñHW ÆÊopp-1125000000PC#@W opp-1216000000PHz°W q°opp-1308000000PMöW ÓXopp-1400000000PSrNW 5opp-1466000000PWab€W –¨opp-1533000000P[_¹@W øPopp-1633000000PaUš@W ŠÌopp-1700000000PeSñW ìtopp-1767000000PiRGÀWNopp-1834000000PmPž€W¯Äopp-1917000000PrC@W)Öopp-2001000000PwDÖ@W£ècpu-mapcluster0core0ecore1ecore2ecore3ecpu@0icpuarm,cortex-a53uyˆpsci –¦€³@ÅÒ€ß@ñþ  cpuintermediate" 6 BHcpu@1icpuarm,cortex-a53uyˆpsci –¦€³@ÅÒ€ß@ñþ  cpuintermediatearmpll" 6 BHcpu@2icpuarm,cortex-a53uyˆpsci –¦€³@ÅÒ€ß@ñþ  cpuintermediatearmpll" 6 BHcpu@3icpuarm,cortex-a53uyˆpsci –¦€³@ÅÒ€ß@ñþ  cpuintermediatearmpll" 6 BHidle-statesNpscicpu-mcdiarm,idle-state[lƒ,”ȤèHcluster-mcdiarm,idle-state[lƒ^”ú¤°Hcluster-dpidlearm,idle-state[lƒ,” ¤ äHl2-cachecacheµ¨µ@ÇÁH oscillator fixed-clockÏÜŒº€ìclk26mHpsci arm,psci-1.0�smcsoc+ simple-busÿinterrupt-controller@c000000 arm,gic-v3 Pu   @ A B  , Hsyscon@10000000 mediatek,mt8365-topckgensysconuÏHsyscon@10001000 mediatek,mt8365-infracfgsysconuÏHsyscon@10003000mediatek,mt8365-pericfgsysconu0Ïsyscfg-pctl@10005000mediatek,mt8365-syscfgsysconuPHsyscon@10006000)mediatek,mt8365-scpsyssysconsimple-mfdu`power-controller!mediatek,mt8365-power-controller+7H3power-domain@0u(?mmmm-0mm-1mm-2mm-37K]+power-domain@4u0$cam-0cam-1cam-2cam-3cam-4cam-57Kspower-domain@6u7spower-domain@7u7spower-domain@8u8:(apuapu-0apu-1apu-2apu-3apu-4apu-57Kspower-domain@1uˆ‰ connconn17Kpower-domain@2uAmfg7Kpower-domain@3uM!$audioaudio1audio27Kpower-domain@5u_‹ dspdsp17Kwatchdog@10007000(mediatek,mt8365-wdtmediatek,mt6589-wdtup€pinctrl@1000b000mediatek,mt8365-pinctrlu°�¢² ,sHaudiodefault-pinsH8clk-dat-pins¾HIJKaudiodmic-pinsH9clk-dat-pins ¾uvwmisooff-pinsH:clk-dat-pins¾5678ÅÒámisoon-pinsH;clk-dat-pins¾5678ámosioff-pinsH<clk-dat-pins¾1234ÅÒámosion-pinsH=clk-dat-pins¾1234áethernet-pinsH1phy_reset_pins¾…rmii_pins@¾     gpio-keys-pinsH7pins¾ðÅi2c0-pinsH#pins¾9:ðmmc0-default-pinsH)clk-pins¾cÒcmd-dat-pins$¾gfed`_^]bÅðrst-pins¾aðmmc0-uhs-pinsH*clk-pins¾cá Òfcmd-dat-pins$¾gfed`_^]bÅá ðeds-pins¾há Òfrst-pins¾aá ðmmc1-default-pinsH-cd-pins¾Lðclk-pins¾XÒfcmd-dat-pins¾YZ[\WÅðemmc1-uhs-pinsH.clk-pins¾XáÒfcmd-dat-pins¾YZ[\WÅáðeuart0-pinsHpins¾#$uart1-pinsH pins¾%&uart2-pinsH!pins¾'(usb-pinsH&id-pins¾Åðusb0-vbus-pins¾ýusb1-vbus-pins¾ýpwm-pinsH"pins¾tsyscon@1000c000"mediatek,mt8365-apmixedsyssysconuÀÏH pwrap@1000d000mediatek,mt8365-pwrapuÐ pwrap ,{ /0.spiwrapsystmrpmicmediatek,mt6357 ‘'ýàCð adcmediatek,mt6357-auxadc_regulatorsbuck-vprocqvproc€ê^˜ô°jÅÜáH buck-vcoreqvcore€ê^˜ô°jÅÜábuck-vmodemqvmodem€¡ ˜7°jÅÜbuck-vs1qvs1€O€˜!‘À°0ÔÅÜábuck-vpaqvpa€¡ ˜7±Ð°ÃPÅÜldo-vfe28qvfe28€*¹€˜*¹€Åldo-vxo22qvxo22€!‘À˜$ŸÅnldo-vrf18qvrf18€w@˜w@Ånldo-vrf12qvrf12€O€˜O€Ånldo-vefuseqvefuse€O€˜2Z Åldo-vcn33-bt qvcn33-bt€2Z ˜5gàÅldo-vcn33-wifi qvcn33-wifi€2Z ˜5gàÅldo-vcn28qvcn28€*¹€˜*¹€Åldo-vcn18qvcn18€w@˜w@Åldo-vcamaqvcama€&% ˜*¹€Åldo-vcamdqvcamd€B@˜w@Åldo-vcamio18qvcamio€w@˜w@Åldo-vldo28qvldo28€*¹€˜-ÆÀÅldo-vsram-others qvsram-others€ê^˜ô°jÅnáldo-vsram-proc qvsram-proc€ê^˜ô°jÅnáHldo-vaux18qvaux18€w@˜w@Åldo-vaud28qvaud28€*¹€˜*¹€Åldo-vio28qvio28€*¹€˜*¹€Åldo-vio18qvio18€w@˜w@ÅáH,ldo-vdramqvdram€Èà˜O€Å äldo-vmcqvmc€w@˜2Z Å,H0ldo-vmchqvmch€,@ ˜2Z Å,H/ldo-vemcqvemc€,@ ˜2Z Å,áH+ldo-vsim1qvsim1€ð ˜/M`Åldo-vsim2qvsim2€ð ˜/M`Åldo-vibrqvibr€O€˜2Z Å,ldo-vusb33qvusb33€-ÆÀ˜/M`ÅH'rtcmediatek,mt6357-rtckeysmediatek,mt6357-keyskey-powerõtkey-homeõfkeypad@10010000.mediatek,mt8365-keypadmediatek,mt6779-keypadu ,|kpd disabledsyscon@10200000mediatek,mt8365-mcucfgsysconu ÏH interrupt-controller@10200a80.mediatek,mt8365-sysirqmediatek,mt6577-sysirq u € Hiommu@10205000mediatek,mt8365-m4uu P ,f(syscon@1020e000$mediatek,mt8365-infracfg-naosysconu àHrng@1020f000(mediatek,mt8365-rngmediatek,mt7623-rngu ðrngdma-controller@110002802mediatek,mt8365-uart-dmamediatek,mt6577-uart-dma`u€€€€€€€€€H,-./0345apdmaBHserial@11002000*mediatek,mt8365-uartmediatek,mt6577-uartu  ,#  baudbusMRtxrxokay\fdefaultserial@11003000*mediatek,mt8365-uartmediatek,mt6577-uartu0 ,$  baudbusMRtxrxokay\ fdefaultserial@11004000*mediatek,mt8365-uartmediatek,mt6577-uartu@ ,%  baudbusMRtxrxokay\!fdefaultpwm@11006000mediatek,mt8365-pwmu`t ,L(   topmainpwm1pwm2pwm3\"fdefaultokayi2c@11007000(mediatek,mt8365-i2cmediatek,mt8168-i2c up €€ ,4 maindma+okay܆ \#fdefaulti2c@11008000(mediatek,mt8365-i2cmediatek,mt8168-i2c u€ € ,5 maindma+ disabledi2c@11009000(mediatek,mt8365-i2cmediatek,mt8168-i2c u� €€ ,6 maindma+ disabledspi@1100a000(mediatek,mt8365-spimediatek,mt7622-spiu + ,>Fparent-clksel-clkspi-clk disabledi2c@1100f000(mediatek,mt8365-i2cmediatek,mt8168-i2c uð € ,7 maindma+ disabledusb@11201000#mediatek,mt8365-mtu3mediatek,mtu3 u . >  macippc ,‰$% †EDsys_ckref_ckmcu_ckdma_ck+ÿokayŽotg –high-speed\&fdefault¤´'usb@11200000'mediatek,mt8365-xhcimediatek,mtk-xhciu  mac ,C(†EDF$sys_ckref_ckmcu_ckdma_ckxhci_ckokay´'connector%gpio-usb-b-connectorusb-b-connector ÂpmicroË(mmc@11230000(mediatek,mt8365-mmcmediatek,mt8183-mmc u#Í ,I+sourcehclksource_cgokay×5îIþ+ : ëÂHWflt\)‚*fdefaultstate_uhsŒ+˜,mmc@11240000(mediatek,mt8365-mmcmediatek,mt8183-mmc u$É ,K,sourcehclksource_cgokayþ¥ ¶L: ëÂ\-‚.fdefaultstate_uhs¿ÍŒ/˜0mmc@11250000(mediatek,mt8365-mmcmediatek,mt8183-mmc u%Æ ,D(J-A)%sourcehclksource_cgbus_clksys_cg disabledethernet@112a0000mediatek,mt8365-ethu*Ú ,c89coreregtrans disabled\1fdefaultë2örmiimdio+ethernet-phy@0uH2t-phy@11cc0000.mediatek,mt8365-tphymediatek,generic-tphy-v2+ÿÌ�usb-phy@0u‡‚ refda_refÿH$usb-phy@1000u‡‚ refda_refÿH%syscon@14000000mediatek,mt8365-mmsyssysconuÏHsmi@14002000mediatek,mt8365-smi-commonu  apbsmigals0gals1 3Hlarb@140030002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbu0sapbsmi 3Hsyscon@15000000mediatek,mt8365-imgsyssysconuÏHlarb@150010002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbusapbsmi 3Hsyscon@16000000mediatek,mt8365-vdecsyssysconuÏH4larb@160100002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbus44apbsmi 3Hsyscon@17000000mediatek,mt8365-vencsyssysconuÏH5larb@170100002mediatek,mt8365-smi-larbmediatek,mt8186-smi-larbus55apbsmi 3Hsyscon@19020000mediatek,mt8365-apusysconuÏHaudio-controller@11220000mediatek,mt8365-afe-pcmu")lLyz{|PQNOijkl•top_clk26m_clktop_audio_selaudio_i2s0_maudio_i2s1_maudio_i2s2_maudio_i2s3_mengen1engen2aud1aud2i2s0_m_seli2s1_m_seli2s2_m_seli2s3_m_sel ,a 3okay:H>timerarm,armv8-timer 0,   dummy13m fixed-clockÜÆ]@ÏH6timer@10017000/mediatek,mt8365-systimermediatek,mt6765-timerup ,Š6clk13maliasesM/soc/serial@11002000chosenUserial0:921600n8firmwareopteelinaro,optee-tz�smcgpio-keys gpio-keysfdefault\7key-volume-up Å avolume_upgsrmemory@40000000imemoryu@Àregulator-0regulator-fixed qotg_vbus€LK@˜LK@ „‰H(reserved-memory+ÿsecmon@43000000œuCoptee@43200000œuC Àsoundmediatek,mt8365-mt6357/fdefaultdmicmiso_offmiso_onmosi_offmosi_on\8‚9£:­;·<Á=Ë> compatibleinterrupt-parent#address-cells#size-cellsmodelopp-sharedphandleopp-hzopp-microvoltcpudevice_typereg#cooling-cellsenable-methodcpu-idle-statesi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cacheclocksclock-namesoperating-points-v2proc-supplysram-supplyentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unified#clock-cellsclock-frequencyclock-output-namesranges#interrupt-cellsinterrupt-controllerinterrupts#power-domain-cellsmediatek,infracfgmediatek,infracfg-naomediatek,smi#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellspinmuxinput-enablebias-pull-downdrive-strengthbias-pull-upoutput-highreg-namesinterrupts-extendedmediatek,micbias0-microvoltmediatek,micbias1-microvolt#io-channel-cellsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onlinux,keycodeswakeup-sourcestatusmediatek,larbs#iommu-cellsdma-requests#dma-cellsdmasdma-namespinctrl-0pinctrl-names#pwm-cellsclock-divphysdr_modemaximum-speedusb-role-switchvusb33-supplyid-gpiosvbus-supplyassigned-clock-parentsassigned-clocksbus-widthcap-mmc-highspeedcap-mmc-hw-reseths400-ds-delaymax-frequencymmc-hs200-1_8vmmc-hs400-1_8vno-sdno-sdionon-removablepinctrl-1vmmc-supplyvqmmc-supplycap-sd-highspeedcd-gpiossd-uhs-sdr104sd-uhs-sdr50mediatek,pericfgphy-handlephy-mode#phy-cellspower-domainsmediatek,larb-id#sound-dai-cellsmediatek,dmic-modeserial0stdout-pathlabellinux,codedebounce-intervalgpioenable-active-highno-mappinctrl-2pinctrl-3pinctrl-4pinctrl-5mediatek,platform