Ð þííZ8à\( þà$1google,fennel-sku2google,fennelmediatek,mt8183 +7Google fennel14 sku2 board=laptopaliasesJ/soc/i2c@11007000O/soc/i2c@11011000T/soc/i2c@11009000Y/soc/i2c@1100f000^/soc/i2c@11008000c/soc/i2c@11016000h/soc/i2c@11005000m/soc/i2c@1101a000r/soc/i2c@1101b000w/soc/i2c@11014000|/soc/i2c@11015000‚/soc/i2c@11017000ˆ/soc/ovl@14008000�/soc/ovl@14009000•/soc/ovl@1400a000�/soc/rdma@1400b000£/soc/rdma@1400c000©/soc/serial@11002000±/soc/mmc@11230000¶/soc/mmc@11240000opp-table-cluster0operating-points-v2»Æ opp0-793000000Î/D8@Õ ëãopp0-910000000Î6=€Õ }Œãopp0-1014000000Îãopp0-1417000000ÎTu´@Õ øPãopp0-1508000000ÎYâAÕ AŽã opp0-1586000000Î^ˆp€Õ £6ã opp0-1625000000Î`Ûˆ@Õ Ô ã opp0-1677000000Îcôý@Õ5²ã opp0-1716000000ÎfHÕf†ã opp0-1781000000Îj'ç@Õà˜ãopp0-1846000000În¹€ÕB@ãopp0-1924000000Îr­éÕ£èãopp0-1989000000Îv�»@Õ�ãopp-table-cluster1operating-points-v2»Æ$opp1-793000000Î/D8@Õ ®`ãopp1-910000000Î6=€Õ ãopp1-1014000000ÎÆopp-689000000Î)N@Õ øPÆopp-767000000Î-·}ÀÕ AŽÆ opp-845000000Î2]­@Õ £6Æ opp-871000000Î3êgÀÕ Ô Æ opp-923000000Î7ÜÀÕ5²Æ opp-962000000Î9Vô€Õf†Æ opp-1027000000Î=6ÆÀÕà˜Æopp-1092000000ÎA™ÕB@Æopp-1144000000ÎD0Õ£èÆopp-1196000000ÎGIƒÕ�Æccimediatek,mt8183-cciñ�øcciintermediateÆ"cpus+cpu-mapcluster0core0$core1$core2$core3$cluster1core0$core1$core2$core3$cpu@0(cpuarm,cortex-a5348psciFåYñ�øcpuintermediate iTƒ€�@¢¯€¼@΀Û!ìû"Æcpu@1(cpuarm,cortex-a5348psciFåYñ�øcpuintermediate iTƒ€�@¢¯€¼@΀Û!ìû"Æcpu@2(cpuarm,cortex-a5348psciFåYñ�øcpuintermediate iTƒ€�@¢¯€¼@΀Û!ìû"Æcpu@3(cpuarm,cortex-a5348psciFåYñ�øcpuintermediate iTƒ€�@¢¯€¼@΀Û!ìû"Æcpu@100(cpuarm,cortex-a7348psciFY#ñ�øcpuintermediate$iÓƒ�@¢¯¼@ÎÛ%ìû"&Æcpu@101(cpuarm,cortex-a7348psciFY#ñ�øcpuintermediate$iÓƒ�@¢¯¼@ÎÛ%ìû"&Æcpu@102(cpuarm,cortex-a7348psciFY#ñ�øcpuintermediate$iÓƒ�@¢¯¼@ÎÛ%ìû"&Æcpu@103(cpuarm,cortex-a7348psciFY#ñ�øcpuintermediate$iÓƒ�@¢¯¼@ÎÛ%ìû"&Æidle-statespscicpu-sleeparm,idle-state&=ÈNÈ^ Æcluster-sleep-0arm,idle-state&=úN�^èÆcluster-sleep-1arm,idle-state&=úN�^Æ#l2-cache0cacheo…’@¤{Æ!l2-cache1cacheo…’@¤{Æ%opp-table-0operating-points-v2»Æzopp-300000000Îá£Õ ‰hopp-320000000ÎÐÕ ¡Òopp-340000000ÎCýÕ º<opp-360000000Îu*Õ Ò¦opp-380000000ΦWÕ ëopp-400000000ÎׄÕ zopp-420000000Î±Õ äopp-460000000Îk Õ L¸opp-500000000ÎÍeÕ }Œopp-540000000Î /¿Õ ®`opp-580000000Î"’Õ ß4opp-620000000Î$ôsÕ opp-653000000Î&ëý@Õ YFopp-698000000Î)š¢€Õ ºîopp-743000000Î,IGÀÕ –opp-800000000Î/¯Õ –¨pmu-a53arm,cortex-a53-pmu '‰(pmu-a73arm,cortex-a73-pmu '‰)psci arm,psci-1.0?smcfixed-factor-clock-13mfixed-factor-clock”ñ*¡«¶clk13mÆ;oscillator fixed-clock”ÉŒº€¶clk26mÆ*timerarm,armv8-timer '@‰   soc+ simple-busÙefuse@8000000%mediatek,mt8183-efusemediatek,efuse4+ àdisabledinterrupt-controller@c000000 arm,gic-v3ç 'øP4   @ A B ‰  Æ'ppi-partitionsinterrupt-partition-0-Æ(interrupt-partition-1-Æ)syscon@c530000mediatek,mt8183-mcucfgsyscon4 S”Æinterrupt-controller@c530a80.mediatek,mt8183-sysirqmediatek,mt6577-sysirqøç '4 S €PÆcpu-debug@d410000&arm,coresight-cpu-debugarm,primecell4 Añ+. øapb_pclk$cpu-debug@d510000&arm,coresight-cpu-debugarm,primecell4 Qñ+. øapb_pclk$cpu-debug@d610000&arm,coresight-cpu-debugarm,primecell4 añ+. øapb_pclk$cpu-debug@d710000&arm,coresight-cpu-debugarm,primecell4 qñ+. øapb_pclk$cpu-debug@d810000&arm,coresight-cpu-debugarm,primecell4 �ñ+. øapb_pclk$cpu-debug@d910000&arm,coresight-cpu-debugarm,primecell4 ‘ñ+. øapb_pclk$cpu-debug@da10000&arm,coresight-cpu-debugarm,primecell4 ¡ñ+. øapb_pclk$cpu-debug@db10000&arm,coresight-cpu-debugarm,primecell4 ±ñ+. øapb_pclk$syscon@10000000 mediatek,mt8183-topckgensyscon4”Æsyscon@10001000 mediatek,mt8183-infracfgsyscon4”6Æ+syscon@10003000mediatek,mt8183-pericfgsyscon40”Ækpinctrl@10005000mediatek,mt8183-pinctrl 4PòèçéÓÒÅó°DCiocfg0iocfg1iocfg2iocfg3iocfg4iocfg5iocfg6iocfg7iocfg8eintM]i,Àø ‰±ç�uSPI_AP_EC_CS_LSPI_AP_EC_MOSISPI_AP_EC_CLKI2S3_DOUSB_PD_INT_ODLIT6505_HPD_LI2S3_TDM_D3SOC_I2C6_1V8_SCLSOC_I2C6_1V8_SDADPI_D0DPI_D1DPI_D2DPI_D3DPI_D4DPI_D5DPI_D6DPI_D7DPI_D8DPI_D9DPI_D10DPI_D11DPI_HSYNCDPI_VSYNCDPI_DEDPI_CKAP_MSDC1_CLKAP_MSDC1_DAT3AP_MSDC1_CMDAP_MSDC1_DAT0AP_MSDC1_DAT2AP_MSDC1_DAT1OTG_ENDRVBUSDISP_PWMDSI_TELCM_RST_1V8AP_CTS_WIFI_RTSAP_RTS_WIFI_CTSSOC_I2C5_1V8_SCLSOC_I2C5_1V8_SDASOC_I2C3_1V8_SCLSOC_I2C3_1V8_SDASOC_I2C1_1V8_SDASOC_I2C0_1V8_SDASOC_I2C0_1V8_SCLSOC_I2C1_1V8_SCLAP_SPI_H1_MISOAP_SPI_H1_CS_LAP_SPI_H1_MOSIAP_SPI_H1_CLKI2S5_BCKI2S5_LRCKI2S5_DOBOOTBLOCK_EN_LMT8183_KPCOL0SPI_AP_EC_MISOUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXI2S2_MCKI2S2_BCKCLK_5M_WCAMCLK_2M_UCAMI2S2_LRCKI2S2_DISOC_I2C2_1V8_SCLSOC_I2C2_1V8_SDASOC_I2C4_1V8_SCLSOC_I2C4_1V8_SDASCL8SDA8FCAM_PWDN_LI2S_PMICI2S_PMICI2S_PMICI2S_PMICI2S_PMICI2S_PMICI2S_PMICI2S_PMICAP_FLASH_WP_LEC_AP_INT_ODLIT6505_INT_ODLH1_INT_OD_LAP_SPI_FLASH_MISOAP_SPI_FLASH_CS_LAP_SPI_FLASH_MOSIAP_SPI_FLASH_CLKDA7219_IRQÆ,audiopinsÆŠpins-busD…abefYZ[®ˆ‰Š‹Œ�Ž�audiotdmoutonÆ‹pins-bus…©ª«¬­ ŒaudiotdmoutoffÆŒpins-bus…©ª«¬­ ›¨Œbt-pinsÆFpins-bt-en…x·ec-ap-int-odlÆcpins1…—›Âh1-int-od-lÆXpins1…™›i2c0ÆIpins-bus…RSÏi2c1Æapins-bus…QTÏi2c2ÆUpins-bus…ghäi2c3Æ_pins-bus…23Ïi2c4ÆKpins-bus…ijäi2c5Æepins-bus…01Ïi2c6ÆHpins-bus…  ämmc0-pins-defaultÆopins-cmd-dat$…{€}„~�‚z›ŒÏpins-clk…|Œñ pins-rst……Œñmmc0-pins-uhsÆppins-cmd-dat$…{€}„~�‚z›ŒÏpins-clk…|Œñ pins-ds…ƒŒñ pins-rst……ŒÏmmc1-pins-defaultÆspins-cmd-dat… "!›Ï pins-clk…›ñ mmc1-pins-uhsÆtpins-cmd-dat… "!Œ›Ï pins-clk…Œñ ›panel-pins-defaultpanel-reset…-·Âpwm0-pin-defaultÆ^pins1…°Âpins2…+scpÆ:pins-scp-uart…npspi0ÆWpins-spi…UVWXäspi1Æ`pins-spi…¡¢£¤äspi2Æbpins-spi …äpins-spi-mi…^ñspi3Ædpins-spi…äspi4Ægpins-spi…äspi5Æhpins-spi… äuart0-pins-defaultÆCpins-rx…_›Âpins-tx…`uart1-pins-defaultÆDpins-rx…y›Âpins-tx…spins-rts…/pins-cts….›uart1-pins-sleepÆEpins-rx…y›Âpins-tx…spins-rts…/pins-cts….›wifi-pins-pwrseqÆŽpins-wifi-enable…w·wifi-pins-wakeupÆ�pins-wifi-wakeup…q›pp1000-mipibrdg-enÆ�pins1…6·pp1800-mipibrdg-enÆ‘pins1…$·pp3300-panel-pinsÆ’panel-3v3-enable…#·ppvarp-lcd-enpins1…B·ppvarn-lcd-enpins1…¦·anx7625-pinsÆLpins1…-I·pins2…›Âtouchscreen-pinsÆJtouch-int-odl…››Âtouch-rst-l…œtrackpad-pinsÆVtrackpad-int…›äpp3300-mipibrdg-enÆ“pins1…%·volume-button-pinsÆ”voldn-btn-odl…›Âvolup-btn-odl…›Âts3a227e_pinsÆfpins1…�›Âsyscon@10006000)mediatek,mt8183-scpsyssysconsimple-mfd4`power-controller!mediatek,mt8183-power-controller+Æ]power-domain@04ñ +/+7øaudioaudio1audio2power-domain@14(+power-domain@24+:-power-domain@34+:.power-domain@44power-domain@54power-domain@64(+power-domain@74Xñ////////// 5ømmmm-0mm-1mm-2mm-3mm-4mm-5mm-6mm-7mm-8mm-9(+H0+power-domain@84@ñ11 11111.øcamcam-0cam-1cam-2cam-3cam-4cam-5cam-6(+H0power-domain@94 ñ"2 2øispisp-0isp-1(+H0power-domain@104 H0power-domain@114 H0power-domain@124 @ñ&#333333-øvpuvpu1vpu-0vpu-1vpu-2vpu-3vpu-4vpu-5(+H0+power-domain@134 ñ$øvpu2(+power-domain@144ñ%øvpu3(+watchdog@10007000mediatek,mt8183-wdt4p6Æmsyscon@1000c000"mediatek,mt8183-apmixedsyssyscon4À”ÆZpwrap@1000d000mediatek,mt8183-pwrap4ÐCpwrap ‰¹ñ)+ øspiwrappmicmediatek,mt6358øç U,¶adcmediatek,mt6358-auxadciaudio-codecmediatek,mt6358-sound{Ž4regulatorsmediatek,mt6358-regulatorš5«5¼5Í5ß5ò555&5:5N5^5n6~7Ž8ž8®8buck_vdram1¾vdram1Í¡ åÚLý0Ô.BÆ7buck_vcore¾vcoreÍ¡ å½¶ýjÈ.Bbuck_vpa¾vpaÍ¡ å7±ÐýÃPúBbuck_vproc11¾vproc11Í¡ å½¶ýjÈ.BÆ&buck_vproc12¾vproc12Í¡ å½¶ýjÈ.BÆbuck_vgpu¾vgpuÍ¡ å » ýjÈBZ-q† Æ.buck_vs2¾vs2Í¡ åÚLý0Ô.Æ8buck_vmodem¾vmodemÍ¡ å½¶ýj„.Bbuck_vs1¾vs1ÍB@å'{lý0Ô.Æ6ldo_vdram2¾vdram2Í 'Àåw@ ä.ldo_vsim1¾vsim1Í)2àå)2àldo_vibr¾vibrÍO€å2Z <ldo_vrf12¾vrf12ÍO€åO€xldo_vio18¾vio18Íw@åw@ Œ.Ærldo_vusb¾vusbÍ-ÆÀå/M`.Ælldo_vcamio¾vcamioÍw@åw@Eldo_vcamd¾vcamdÍ » åw@Eldo_vcn18¾vcn18Íw@åw@ldo_vfe28¾vfe28Í*¹€å*¹€ldo_vsram_proc11 ¾vsram_proc11Í¡ å½¶ýjð.ldo_vcn28¾vcn28Í*¹€å*¹€ldo_vsram_others ¾vsram_othersÍ¡ å½¶ýjð.ldo_vsram_gpu ¾vsram_gpuÍ øPåB@ýjðZ.q† Æ-ldo_vxo22¾vxo22Í!‘Àå!‘Àx.ldo_vefuse¾vefuseÍð åýàldo_vaux18¾vaux18Íw@åw@ldo_vmch¾vmchÍ,@ å2Z <ldo_vbif28¾vbif28Í*¹€å*¹€ldo_vsram_proc12 ¾vsram_proc12Í¡ å½¶ýjð.ldo_vcama1¾vcama1Íw@å-ÆÀEldo_vemc¾vemcÍ,@ å2Z <Æqldo_vio28¾vio28Í*¹€å*¹€ldo_va12¾va12ÍO€åO€.ldo_vrf18¾vrf18Íw@åw@xldo_vcn33¾vcn33Í2Z å5gàldo_vcama2¾vcama2Íw@å-ÆÀEldo_vmc¾vmcÍw@å2Z <ldo_vldo28¾vldo28Í*¹€å-ÆÀldo_vaud28¾vaud28Í*¹€å*¹€Æ4ldo_vsim2¾vsim2Í)2àå)2àrtcmediatek,mt6358-rtckeysmediatek,mt6358-keyspowerŽt�homeŽfkeyboard@10010000.mediatek,mt8183-keypadmediatek,mt6779-keypad4 ‰ºñ*økpd àdisabledscp@10500000mediatek,mt8183-scp 4P\�€ Csramcfg ‰®ñ+ømain«9àokay¹mediatek/mt8183/scp.imgÇdefaultÕ:Æcros-ec-rpmsggoogle,cros-ec-rpmsgßcros-ec-rpmsgtimer@10017000,mediatek,mt8183-timermediatek,mt6765-timer4p ‰Èñ;iommu@10205000mediatek,mt8183-m4u4 P ‰¦ó<=>?@ABÆ|mailbox@10238000mediatek,mt8183-gce4#€@ ‰¢ñ+øgceÆ{auxadc@11001000.mediatek,mt8183-auxadcmediatek,mt8173-auxadc4ñ+#ømainiàokayÆYserial@11002000*mediatek,mt8183-uartmediatek,mt6577-uart4  ‰[ ñ*+ øbaudbusàokayÇdefaultÕCserial@11003000*mediatek,mt8183-uartmediatek,mt6577-uart40 ñ*+ øbaudbusàokayÇdefaultsleepÕDEU\,ybluetoothÇdefaultÕFàokayqcom,qca6174-bt %,xñG¹nvm_00440302_i2s.binserial@11004000*mediatek,mt8183-uartmediatek,mt6577-uart4@ ‰] ñ*+ øbaudbus àdisabledi2c@11005000mediatek,mt8183-i2c 4P€ ‰Wñ+W+* ømaindma¡+àokayÇdefaultÕHɆ i2c@11007000mediatek,mt8183-i2c 4p€€ ‰Qñ+ +* ømaindma¡+àokayÇdefaultÕIÉ€touchscreen@10elan,ekth35004ÇdefaultÕJ U,› 2,œi2c@11008000mediatek,mt8183-i2c 4€€ ‰Rñ+ +*+G ømaindmaarb¡+àokayÇdefaultÕKɆ anx7625@58analogix,anx76254XÇdefaultÕL %,- 2,I>MKNXOports+port@04endpointePÆ~port@14endpointeQÆTaux-buspanel edp-paneluR‚SportendpointeTÆQi2c@11009000mediatek,mt8183-i2c 4�€€ ‰Sñ+ +*+I ømaindmaarb¡+àokayÇdefaultÕUÉ€ŒSütrackpad@15elan,ekth30004ÇdefaultÕV U,�trackpad@2c hid-over-i2c4,¦ ÇdefaultÕV U,�spi@1100a000mediatek,mt8183-spi+4  ‰xñ6+øparent-clksel-clkspi-clkàokayÇdefaultÕWµ É,Vtpm@0 google,cr504ÒB@ÇdefaultÕX U,™thermal-sensor@1100b000ämediatek,mt8183-thermal4° ñ+ +# øthermauxadcú+ ‰LYZ%[1calibration-dataÆ‚svs@1100bc00mediatek,mt8183-svs4¼ ‰ñ+ ømain%\[(1svs-calibration-datat-calibration-datapwm@1100e000mediatek,mt8183-disp-pwm4à ‰€B]Pñ+5ømainmmàokayÇdefaultÕ^Ɔpwm@11006000mediatek,mt8183-pwm4`P0ñ++++++øtopmainpwm1pwm2pwm3pwm4i2c@1100f000mediatek,mt8183-i2c 4ð€ ‰Tñ+ +* ømaindma¡+àokayÇdefaultÕ_Ɇ spi@11010000mediatek,mt8183-spi+4 ‰|ñ6+8øparent-clksel-clkspi-clkàokayÇdefaultÕ`µflash@0winbond,w25q64dwjedec,spi-nor4Ò}x@i2c@11011000mediatek,mt8183-i2c 4€€ ‰Uñ+9+* ømaindma¡+àokayÇdefaultÕaɆ spi@11012000mediatek,mt8183-spi+4  ‰�ñ6+;øparent-clksel-clkspi-clkàokayÇdefaultÕbµcros-ec@0google,cros-ec-spi4Ò-ÆÀ U,—ÇdefaultÕc�i2c-tunnelgoogle,cros-ec-i2c-tunnel[+sbs-battery@bsbs,sbs-battery4 m�extcon0google,extcon-usbc-cros-ec–typecgoogle,cros-ec-typec+connector@0usb-c-connector4©dual´host¾sinkkeyboard-controllergoogle,cros-ec-keybÍÝ ðD ;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ipwmgoogle,cros-ec-pwmP àdisabledspi@11013000mediatek,mt8183-spi+40 ‰‚ñ6+<øparent-clksel-clkspi-clk àdisabledÇdefaultÕdµi2c@11014000mediatek,mt8183-i2c 4@€€ ‰ƒñ+H+*+G ømaindmaarb¡+ àdisabledi2c@11015000mediatek,mt8183-i2c 4P€ ‰„ñ+J+*+I ømaindmaarb¡+ àdisabledi2c@11016000mediatek,mt8183-i2c 4`€ ‰Vñ+D+*+E ømaindmaarb¡+àokayÇdefaultÕeɆ ts3a227e@3bÇdefaultÕf ti,ts3a227e4; U,�àokayÆ�i2c@11017000mediatek,mt8183-i2c 4p€€ ‰…ñ+F+*+E ømaindmaarb¡+ àdisabledspi@11018000mediatek,mt8183-spi+4€ ‰†ñ6+Køparent-clksel-clkspi-clk àdisabledÇdefaultÕgµspi@11019000mediatek,mt8183-spi+4� ‰‡ñ6+Løparent-clksel-clkspi-clk àdisabledÇdefaultÕhµi2c@1101a000mediatek,mt8183-i2c 4 €€ ‰Xñ+b+* ømaindma¡+ àdisabledi2c@1101b000mediatek,mt8183-i2c 4°€ ‰Yñ+c+* ømaindma¡+ àdisabledusb@11201000#mediatek,mt8183-mtu3mediatek,mtu3 4 . > Cmacippc ‰H ijñ+=+Zøsys_ckref_ck k e+Ùàokay 3host� ;lusb@11200000'mediatek,mt8183-xhcimediatek,mtk-xhci4 Cmac ‰Iñ+=+Zøsys_ckref_ckàokay+ ;lhub@1 usb5e3,6104audio-controller@11220000 mediatek,mt8183-audiosyssyscon4"”Ænmt8183-afe-pcmmediatek,mt8183-audio ‰¡úm IaudiosysB]Dñnnnnn nnnnn n n n nn+/+7  0HLKOtuvwxyz{|}~*wøaud_afe_clkaud_dac_clkaud_dac_predis_clkaud_adc_clkaud_adc_adda6_clkaud_apll22m_clkaud_apll24m_clkaud_apll1_tuner_clkaud_apll2_tuner_clkaud_i2s1_bclk_swaud_i2s2_bclk_swaud_i2s3_bclk_swaud_i2s4_bclk_swaud_tdm_clkaud_tml_clkaud_infra_clkmtkaif_26m_clktop_mux_audiotop_mux_aud_intbustop_syspll_d2_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d8top_mux_aud_eng2top_apll2_d8top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s3_m_seltop_i2s4_m_seltop_i2s5_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div3top_apll12_div4top_apll12_divbtop_clk26m_clkƉmmc@11230000mediatek,mt8183-mmc 4#õ ‰Mñ++øsourcehclksource_cgàokayÇdefaultstate_uhsÕop UÖ ë _ q € �   ¨ ®( ½q Ér Ö æU ýmmc@11240000mediatek,mt8183-mmc 4$á ‰Nñ ++(øsourcehclksource_cgàokayÇdefaultstate_uhsÕst ½u Év w UÖ ë  ' 4 B� X ý e ¨ Ö  æV+qca-wifi@1 qcom,ath10k4 lGO_FENNEL14dsi-phy@11e50000mediatek,mt8183-mipi-tx4åñZ” Œ ¶mipi_tx0_pll%x1calibration-dataàokayÆ}efuse@11f10000%mediatek,mt8183-efusemediatek,efuse4ñ+socinfo-data1@4c4Lsocinfo-data2@604`calib@1804€ Æ[calib@1904� Æxcalib@5804€dÆ\t-phy@11f40000.mediatek,mt8183-tphymediatek,generic-tphy-v2+Ùôàokayusb-phy@04ñ*øref Œ —àokayÆiusb-phy@7004 ñ*øref ŒàokayÆjsyscon@13000000mediatek,mt8183-mfgcfgsyscon4”B]Æygpu@13040000'mediatek,mt8183b-maliarm,mali-bifrost4@$‰ §jobmmugpuñyB]]] ·core0core1core2z Ê.syscon@14000000mediatek,mt8183-mmsyssyscon4”6 Ö{{ Ý{Æ/dma-controller0@14001000mediatek,mt8183-mdp3-rdma4 Ý{ õB]ñ/ / | Ö{{ mdp3-rsz0@14003000mediatek,mt8183-mdp3-rsz40 Ý{0 õñ/mdp3-rsz1@14004000mediatek,mt8183-mdp3-rsz4@ Ý{@ õñ/dma-controller@14005000mediatek,mt8183-mdp3-wrot4P Ý{P õ!B]ñ/ | mdp3-wdma@14006000mediatek,mt8183-mdp3-wdma4` Ý{` õ"B]ñ/) |ovl@14008000mediatek,mt8183-disp-ovl4€ ‰áB]ñ/ | Ý{€ovl@14009000mediatek,mt8183-disp-ovl-2l4� ‰âB]ñ/ | Ý{�ovl@1400a000mediatek,mt8183-disp-ovl-2l4  ‰ãB]ñ/ | Ý{ rdma@1400b000mediatek,mt8183-disp-rdma4° ‰äB]ñ/ |  Ý{°rdma@1400c000mediatek,mt8183-disp-rdma4À ‰åB]ñ/ |  Ý{Àcolor@1400e0006mediatek,mt8183-disp-colormediatek,mt8173-disp-color4à ‰çB]ñ/ Ý{àccorr@1400f000mediatek,mt8183-disp-ccorr4ð ‰èB]ñ/ Ý{ðaal@14010000mediatek,mt8183-disp-aal4 ‰éB]ñ/ Ý{gamma@14011000mediatek,mt8183-disp-gamma4 ‰êB]ñ/ Ý{dither@14012000mediatek,mt8183-disp-dither4  ‰ëB]ñ/ Ý{ dsi@14014000mediatek,mt8183-dsi4@ ‰ìB]ñ// }øenginedigitalhsú/ } 3dphyàokay+portendpointe~ÆPdpi@14015000mediatek,mt8183-dpi4P ‰íB]ñ/"/!Zøpixelenginepll àdisabledportendpointmutex@14016000mediatek,mt8183-disp-mutex4` ‰ÙB] õ‚ƒ Ý{`larb@14017000mediatek,mt8183-smi-larb4pH0ñ//B]øapbsmiÆ<smi@14019000mediatek,mt8183-smi-common4� ñ////øapbsmigals0gals1B]Æ0mdp3-ccorr@1401c000mediatek,mt8183-mdp3-ccorr4À Ý{À õ1ñ/+syscon@15020000mediatek,mt8183-imgsyssyscon4”Æ2larb@15021000mediatek,mt8183-smi-larb4H0ñ2 2 / øapbsmigalsB] ÆAlarb@1502f000mediatek,mt8183-smi-larb4ðH0ñ22/  øapbsmigalsB] Æ>syscon@16000000mediatek,mt8183-vdecsyssyscon4”Æ€video-codec@16020000mediatek,mt8183-vcodec-dec°4 0@Phpx„(Cmiscldtopcmadavpphwdhwqhwbhwg ‰ú8 | |!|"|#|$|%|& = J€B] ñ€øvdeclarb@16010000mediatek,mt8183-smi-larb4H0ñ€€øapbsmiB] Æ=syscon@17000000mediatek,mt8183-vencsyssyscon4”Æ�larb@17010000mediatek,mt8183-smi-larb4H0ñ��øapbsmiB] Æ@jpeg-encoder@17030000+mediatek,mt8183-jpgencmediatek,mtk-jpgenc4 ‰ù |…|†B] ñ�øjpgencsyscon@19000000 mediatek,mt8183-ipu_connsyscon4”Æ3syscon@19010000mediatek,mt8183-ipu_adlsyscon4”syscon@19180000!mediatek,mt8183-ipu_core0syscon4”syscon@19280000!mediatek,mt8183-ipu_core1syscon4(”syscon@1a000000mediatek,mt8183-camsyssyscon4”Æ1larb@1a001000mediatek,mt8183-smi-larb4H0ñ11/ øapbsmigalsB]ÆBlarb@1a002000mediatek,mt8183-smi-larb4 H0ñ1 1 / øapbsmigalsB]Æ?thermal-zonescpu-thermal [d qô ‚ �ˆtripstrip-point0 ¡   ­ÐEpassivetrip-point1 ¡8€ ­ÐEpassiveƃcpu-crit ¡Á8 ­Ð Ecriticalcooling-mapsmap0 ¸ƒ0 ½ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ Ì map1 ¸ƒ0 ½ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ Ìsoc-thermal qè [ú ‚ �ˆtripstrip-alert ¡L ­ÐEpassivetrip-crit ¡†  ­Ð Ecriticalgpu-thermal qè [ú ‚ �ˆtripstrip-alert ¡L ­ÐEpassivetrip-crit ¡†  ­Ð Ecriticalmd1-thermal qè [ú ‚ �ˆtripstrip-alert ¡L ­ÐEpassivetrip-crit ¡†  ­Ð Ecriticalcpu-little-thermal qè [ú ‚ �ˆtripstrip-alert ¡L ­ÐEpassivetrip-crit ¡†  ­Ð Ecriticalcpu-big-thermal qè [ú ‚ �ˆtripstrip-alert ¡L ­ÐEpassivetrip-crit ¡†  ­Ð Ecriticaltsabb-thermal qè [ú ‚ �ˆtripstrip-alert ¡L ­ÐEpassivetrip-crit ¡†  ­Ð Ecriticaltboard1 qè [ „tboard2 qè [ …chosen Ùserial0:115200n8backlight_lcd0pwm-backlight 冡 u5 %,° êÿ üÿ @àokayÆSmemory@40000000(memory4@€oscillator1 fixed-clock”É€¶clk32kÆGregulator0regulator-fixed ¾it6505_pp18 ,,² 1 D‡regulator1regulator-fixed ¾lcd_pp3300Í2Z å2Z . Oregulator3regulator-fixed ¾mmc1_power DˆÆuregulator4regulator-fixed¾mmc1_io D‡Ævregulator5regulator-fixed ¾pp1800_alw. OÍw@åw@ D5Ƈregulator6regulator-fixed ¾pp3300_alw. OÍ2Z å2Z  D5ƈregulator-vsysregulator-fixed¾vsys. OÆ5reserved-memory+Ùmemory@50000000shared-dma-pool4P� aÆ9mt8183-sound h‰'Çdefaultaud_tdm_out_onaud_tdm_out_offÕŠ‹ zŒàokay „�'mediatek,mt8183_mt6358_ts3a227_rt1015pbt-sco linux,bt-scowifi-pwrseqmmc-pwrseq-simpleÇdefaultÕŽ 2,wÆwwifi-wakeup gpio-keysÇdefaultÕ�event-wowlan ›Wake on WiFi ,,q ¡��thermal-sensor1generic-adc-thermalä ¬Y ¸sensor-channelØ ÉÿÿìxЈ„'.:˜ÐN la¨u0�ˆ¸7œ@Ö¯È{ÃP(ÖØÞê`›ýèap/$ø8€ÞL¾_�£sŒ† yš(h­°ZÁ8NÔÀCèH;Æ„thermal-sensor2generic-adc-thermalä ¬Y ¸sensor-channelØ ÉÿÿìxЈ„'.:˜ÐN la¨u0�ˆ¸7œ@Ö¯È{ÃP(ÖØÞê`›ýèap/$ø8€ÞL¾_�£sŒ† yš(h­°ZÁ8NÔÀCèH;Æ…pp1000-mipibrdgregulator-fixed¾pp1000_mipibrdgÍB@åB@ÇdefaultÕ� 1 O ,,6 D‡ÆMpp1800-mipibrdgregulator-fixed¾pp1800_mipibrdgÇdefaultÕ‘ 1 O ,,$ D‡ÆNpp3300-panelregulator-fixed ¾pp3300_panelÇdefaultÕ’ 1 O ,,# DˆÆRpp3300-mipibrdgregulator-fixed¾pp3300_mipibrdgÇdefaultÕ“ 1 O ,,% DˆÆOvolume-buttons gpio-keysÇdefaultÕ”button-volume-down ›Volume Down ¡r âd ,,button-volume-up ›Volume Up ¡s âd ,,rt1015prealtek,rt1015p ô,¯ compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typei2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11ovl0ovl-2l0ovl-2l1rdma0rdma1serial0mmc0mmc1opp-sharedphandleopp-hzopp-microvoltrequired-oppsclocksclock-namesoperating-points-v2proc-supplycpudevice_typeregenable-methodcapacity-dmips-mhzcpu-idle-statesdynamic-power-coefficienti-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cache#cooling-cellsmediatek,ccientry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedinterrupts#clock-cellsclock-divclock-multclock-output-namesclock-frequencyrangesstatus#interrupt-cellsinterrupt-controllermediatek,broken-save-restore-fwaffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxdrive-strengthinput-enablebias-pull-downoutput-lowbias-pull-upmediatek,pull-up-advbias-disablemediatek,pull-down-advoutput-high#power-domain-cellsmediatek,infracfgdomain-supplymediatek,smiinterrupts-extended#io-channel-cellsmediatek,dmic-modeAvdd-supplyvsys-ldo1-supplyvsys-ldo2-supplyvsys-ldo3-supplyvsys-vcore-supplyvsys-vdram1-supplyvsys-vgpu-supplyvsys-vmodem-supplyvsys-vpa-supplyvsys-vproc11-supplyvsys-vproc12-supplyvsys-vs1-supplyvsys-vs2-supplyvs1-ldo1-supplyvs2-ldo1-supplyvs2-ldo2-supplyvs2-ldo3-supplyvs2-ldo4-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onregulator-allowed-modesregulator-coupled-withregulator-coupled-max-spreadlinux,keycodeswakeup-sourcememory-regionfirmware-namepinctrl-namespinctrl-0mediatek,rpmsg-namemediatek,larbs#iommu-cells#mbox-cellspinctrl-1enable-gpiosreset-gpiosvdd10-supplyvdd18-supplyvdd33-supplyremote-endpointpower-supplybacklighti2c-scl-internal-delay-nshid-descr-addrmediatek,pad-selectcs-gpiosspi-max-frequency#thermal-sensor-cellsresetsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namespower-domains#pwm-cellsgoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countgoogle,usb-port-idpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapphysmediatek,syscon-wakeupdr_modevusb33-supplyreset-namesbus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-resetno-sdiono-sdhs400-ds-delayvmmc-supplyvqmmc-supplyassigned-clocksassigned-clock-parentsnon-removablemmc-pwrseqcap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104keep-power-in-suspendcap-sdio-irqno-mmcqcom,ath10k-calibration-variant#phy-cellsmediatek,discthinterrupt-namespower-domain-namesmali-supplymboxesmediatek,gce-client-regmediatek,gce-eventsiommus#dma-cellsmediatek,rdma-fifo-sizephy-namesmediatek,scpmediatek,vdecsyspolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionstdout-pathpwmsbrightness-levelsnum-interpolated-stepsdefault-brightness-levelgpioenable-active-highvin-supplyregulator-boot-onno-mapmediatek,platformpinctrl-2mediatek,headset-codeclabellinux,codeio-channelsio-channel-namestemperature-lookup-tabledebounce-intervalsdb-gpios