Ð þí©18�„( ­�L`google,hana-rev6google,hana-rev5google,hana-rev4google,hana-rev3google,hanamediatek,mt8173 + 7Google Hana=laptopaliasesJ/soc/ovl@1400c000O/soc/ovl@1400d000T/soc/rdma@1400e000Z/soc/rdma@1400f000`/soc/rdma@14010000f/soc/wdma@14011000l/soc/wdma@14012000r/soc/color@14013000y/soc/color@14014000€/soc/split@14018000‡/soc/split@14019000Ž/soc/dpi@1401d000“/soc/dsi@1401b000˜/soc/dsi@1401c000�/soc/rdma@14001000§/soc/rdma@14002000±/soc/rsz@14003000º/soc/rsz@14004000Ã/soc/rsz@14005000Ì/soc/wdma@14006000Ö/soc/wrot@14007000à/soc/wrot@14008000ê/soc/serial@11002000ò/soc/serial@11003000ú/soc/serial@11004000/soc/serial@11005000 /soc/mmc@11230000/soc/mmc@11240000/soc/mmc@11260000opp-table-0operating-points-v2$ opp-507000000,84À3 xopp-702000000,)׫€3 Úàopp-1001000000,;ª @3ÿØopp-1105000000,AÜö@3ehopp-1209000000,Hà@3Çopp-1300000000,M|m3 èopp-1508000000,YâA3ìopp-1703000000,e�·À3*ˆopp-table-1operating-points-v2$ opp-507000000,84À3 ¢`opp-702000000,)׫€3 :¸opp-1001000000,;ª @3%opp-1209000000,Hà@3Å@opp-1404000000,S¯W3]˜opp-1612000000,`+3¨opp-1807000000,k´¡À3�èopp-2106000000,}‡€3*ˆcpus+cpu-mapcluster0core0Acore1Acluster1core0Acore1Acpu@0Ecpuarm,cortex-a53QUpscics‚œ £cpuintermediate¯ ÃäÖ $cpu@1Ecpuarm,cortex-a53QUpscics‚œ £cpuintermediate¯ ÃäÖ $cpu@100Ecpuarm,cortex-a72QUpscics‚œ£cpuintermediate¯ ÃÖ â $cpu@101Ecpuarm,cortex-a72QUpscics‚œ£cpuintermediate¯ ÃÖ â $idle-statesîpscicpu-sleep-0arm,idle-stateû ¨-@>$pmu-a53arm,cortex-a53-pmuU `pmu-a72arm,cortex-a72-pmuU  `psci#arm,psci-1.0arm,psci-0.2arm,psci\smcs„„‡„oscillator0 fixed-clockŽ›Œº€«clk26m$oscillator1 fixed-clockŽ›}«clk32koscillator2 fixed-clockŽ›«cpum_ckthermal-zonescpu-thermal¾èÔèâò”tripstrip-point0ê`ÐEpassivetrip-point1ýèÐEpassive$cpu-crit0Á8Ð Ecriticalcooling-mapsmap0 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ/ map1 ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ/reserved-memory+<vpu-dma-mem@b7000000shared-dma-poolQ·PCM$timerarm,armv8-timer 0U   Tsoc+ simple-bus<clock-controller@10000000mediatek,mt8173-topckgenQŽ$power-controller@10001000 mediatek,mt8173-infracfgsysconQŽk$power-controller@10003000mediatek,mt8173-pericfgsysconQ0Žk$syscon@10005000%mediatek,mt8173-pctl-a-syscfgsysconQP$pinctrl@1000b000mediatek,mt8173-pinctrlQ°x��©¾$U‘’“%ÏEC_INT_1V8SD_CD_LALC5514_IRQALC5650_IRQAP_FLASH_WP_LSFINSFCS0SFHOLDSFOUTSFCKWRAP_EVENT_S_EINT10PMU_INTI2S2_WS_ALC5650I2S2_BCK_ALC5650PWR_BTN_1V8DA9212_IRQIDDIGWATCHDOGCECHDMISCKHDMISDHTPLGMSDC3_DAT0MSDC3_DAT1MSDC3_DAT2MSDC3_DAT3MSDC3_CLKMSDC3_CMDUSB_C0_OC_FLAGBUSBA_OC1_LPS8640_1V2_ENABLETHERM_ALERT_NPANEL_LCD_POWER_ENANX7688_CHIP_PD_CEC_IN_RW_1V8ANX7688_1V_EN_CUSB_DP_HPD_CTPM_DAVINT_NMARVELL8897_IRQEN_USB_A0_PWRUSBA_A0_OC_LEN_PP3300_DX_EDPSOC_I2C2_1V8_SDA_400KSOC_I2C2_1V8_SCL_400KSOC_I2C0_1V8_SDA_400KSOC_I2C0_1V8_SCL_400KEMMC_ID1EMMC_ID0MEM_CONFIG3EMMC_ID2MEM_CONFIG1MEM_CONFIG2BRD_ID2MEM_CONFIG0BRD_ID0BRD_ID1EMMC_DAT0EMMC_DAT1EMMC_DAT2EMMC_DAT3EMMC_DAT4EMMC_DAT5EMMC_DAT6EMMC_DAT7EMMC_CLKEMMC_CMDEMMC_RCLKPLT_RST_LLID_OPEN_1V8_LAUDIO_SPI_MISO_RAC_OK_1V8SD_DATA0SD_DATA1SD_DATA2SD_DATA3SD_CLKSD_CMDPWRAP_SPI0_MIPWRAP_SPI0_MOPWRAP_SPI0_CKPWRAP_SPI0_CSNWIFI_PDNRTC32K_1V8DISP_PWM0TOUCHSCREEN_INT_LSRCLKENA0SRCLKENA1PS8640_MODE_CONFTOUCHSCREEN_RESET_RPLATFORM_PROCHOT_LPANEL_POWER_ENREC_MODE_LEC_FW_UPDATE_LACCEL2_INT_LHDMI_DP_INTACCELGYRO3_INT_LACCELGYRO4_INT_LSPI_EC_CLKSPI_EC_MISPI_EC_MOSPI_EC_CSNSOC_I2C3_1V8_SDA_400KSOC_I2C3_1V8_SCL_400KPS8640_SYSRSTN_1V8APIN_MAX98090_DOUT2TP_INT_1V8_L_RRST_USB_HUB_RBT_WAKE_LACCEL1_INT_LTABLET_MODE_LV_UP_IN_L_RV_DOWN_IN_L_RSOC_I2C1_1V8_SDA_1MSOC_I2C1_1V8_SCL_1MPS8640_PDN_1V8MAX98090_LRCLKMAX98090_BCLKMAX98090_MCLKAPOUT_MAX98090_DINAPIN_MAX98090_DOUTSOC_I2C4_1V8_SDA_400KSOC_I2C4_1V8_SCL_400K$xxx$Ppins1ßæói2c0$pins1ß-.i2c1$*pins1ß}~da9211_pinsßi2c2$+pins1ß+,i2c3$0pins1ßjki2c4pins1ß…†i2c6$3pins1ßdeaud_i2s2$cpins1߀�‚ƒ  „óbl_fixed_pins$[pins1ß bt_wake_pinspins1ßwdisp_pwm0_pins$Npins1ßWgpio_keys_pins$\volume_pinsß{|tablet_mode_pinsßyhdmi_mux_pinspins1ß$pins2ßb'mmc0default$5pins_cmd_dat$ß9:;<=>?@Bpins_clkßAópins_rstßDmmc1default$9pins_cmd_datßIJKLNæ3fpins_clkßMó3pins_insertßpins_wpß*æmmc3default$=pins_datßæ3fpins_cmdßæ3fpins_clkßó3mmc0$6pins_cmd_dat$ß9:;<=>?@Bæ3epins_clkßA3óepins_dsßC3 óepins_rstßDmmc1$:pins_cmd_datßIJKLNæ3fpins_clkßM3ófmmc3$>pins_datßæ3fpins_cmdßæ3fpins_clkß3ófnor$/pins1 ßæ3pins2ß3pins_clkß æ3panel_backlight_en_pins$Zpins1ß_panel_fixed_pins$]pins1ß)ps8640_pins$"pins1 ß\sps8640_fixed_pins$^pins1ßrt5650_irq$!pins1ßósdio_fixed_3v3_pins$_pins1ßUspi1$,pins1ßpins_spißfghitrackpad_irq$1pins1ßuæusb$Epins1ße'wifi_wake_pinspins1ß&syscon@10006000)mediatek,mt8173-scpsyssysconsimple-mfdQ`power-controller!mediatek,mt8173-power-controller+B$4power-domain@0QœU£mmBpower-domain@1QœUX£mmvencBpower-domain@2QœU£mmBpower-domain@3QœU£mmBVpower-domain@4QœUi £mmvencltBpower-domain@5QBpower-domain@6QBpower-domain@7Qœ£mfg+Bhpower-domain@8Q+Bpower-domain@9Q BVwatchdog@10007000(mediatek,mt8173-wdtmediatek,mt6589-wdtQp vdisabledtimer@10008000,mediatek,mt8173-timermediatek,mt6577-timerQ€ U�œ xpwrap@1000d000mediatek,mt8173-pwrapQÐ}pwrap U™‡Žpwrapœ   £spiwrappmicmediatek,mt6397+ š ©¾clocksmediatek,mt6397-clkŽpinctrlmediatek,mt6397-pinctrl��regulatorsmediatek,mt6397-regulatorbuck_vpca15®vpca15½ ®`Õ™pí0Ô$ buck_vpca7®vpca7½ ®`Õ™pí0Ô.sbuck_vsramca15 ®vsramca15½ ®`Õ™pí0Ôbuck_vsramca7 ®vsramca7½ ®`Õ™pí0Ô$ buck_vcore®vcore½ ®`Õ™pí0Ôbuck_vgpu®vgpu½ ®`Õ™pí0Ô.sbuck_vdrm®vdrm½O€Õ\Àí0Ôbuck_vio18®vio18½¸ Õ6`í0Ô$8ldo_vtcxo®vtcxoldo_va28®va28ldo_vcama®vcama½w@Õw@.Ú$ ldo_vio28®vio28ldo_vusb®vusb$Dldo_vmc®vmc½w@Õ2Z .Ú$<ldo_vmch®vmch½-ÆÀÕ2Z .Ú$;ldo_vemc3v3 ®vemc_3v3½-ÆÀÕ2Z .Ú$7ldo_vgp1®vcamd½w@Õw@.ð$ldo_vgp2®vcamio½2Z Õ2Z .Ú$$ldo_vgp3®vcamaf½w@Õw@.Ú$@ldo_vgp4®vgp4½O€Õ2Z .Úldo_vgp5®vgp5½O€Õ-ÆÀ.Úldo_vgp6®vgp6½2Z Õ2Z .Ú$2ldo_vibr®vibr½Ö Õ2Z .Úrtcmediatek,mt6397-rtccec@10013000mediatek,mt8173-cecQ0¼ U§œ vokayvpu@10020000mediatek,mt8173-vpu Q }tcmcfg_reg U¦œg£mainJ$Iintpol-controller@10200620.mediatek,mt8173-sysirqmediatek,mt6577-sysirq©¾ Q  $iommu@10205000mediatek,mt8173-m4uQ P U‹œ£bclkVXg$Hefuse@10206000mediatek,mt8173-efuseQ `+socinfo-data1@40Q@socinfo-data2@44QDcalib@528Q( $.clock-controller@10209000mediatek,mt8173-apmixedsysQ �Ž$hdmi-phy@10209100mediatek,mt8173-hdmi-phyQ ‘$œ£pll_ref«hdmitx_dig_ctst ƒŽ•vokay$Qmailbox@10212000mediatek,mt8173-gceQ!  U‡œ£gce $Fdsi-phy@10215000mediatek,mt8173-mipi-txQ!Pœ «mipi_tx0_pllŽ•vokay$Jdsi-phy@10216000mediatek,mt8173-mipi-txQ!`œ «mipi_tx1_pllŽ• vdisabled$Linterrupt-controller@10221000 arm,gic-400¾ ©@Q"" "@ "`  U $auxadc@11001000mediatek,mt8173-auxadcQœ£main¬$-serial@11002000*mediatek,mt8173-uartmediatek,mt6577-uartQ  USœ$ £baudbusvokayserial@11003000*mediatek,mt8173-uartmediatek,mt6577-uartQ0 UTœ% £baudbus vdisabledserial@11004000*mediatek,mt8173-uartmediatek,mt6577-uartQ@ UUœ& £baudbus vdisabledserial@11005000*mediatek,mt8173-uartmediatek,mt6577-uartQP UVœ' £baudbus vdisabledi2c@11007000mediatek,mt8173-i2c Qpp€ UL¾œ  £maindmaÈdefaultÖ+vokay› @audio-codec@1arealtek,rt5650Qàì  šÈdefaultÖ!ù !$`edp-bridge@8parade,ps8640Q 1 AsÈdefaultÖ"M#Z$ports+port@0Qendpointg%$Kport@1Qendpointg&$)aux-buspanel edp-panelw'„(portendpointg)$&i2c@11008000mediatek,mt8173-i2c Q€p€€ UM¾œ  £maindmaÈdefaultÖ*+vokay›ã`da9211@68 dlg,da9211Qh šregulatorsBUCKA®VBUCKA½ ®`Õý0Ž„€¥C#€í'$ BUCKB®VBUCKB½ ®`Õý0Ž„€¥-ÆÀí'$i2c@11009000mediatek,mt8173-i2c Q�p€ UN¾œ  £maindmaÈdefaultÖ++vokaytpm@20infineon,slb9645ttQ ¼spi@1100a000mediatek,mt8173-spi+Q  Unœ4\£parent-clksel-clkspi-clkvokayÈdefaultÖ,Ôec@0google,cros-ec-spiQè· šúôi2c-tunnel0google,cros-ec-i2c-tunnel%+sbs-battery@bsbs,sbs-batteryQ 7Kkeyboard-controllergoogle,cros-ec-keyb`p ƒD�;<=>?@A B CD}0Y1 d"#(  \V |})  Ž + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ithermal@1100b000ªmediatek,mt8173-thermalQ° UFœ £thermauxadc‡À-Ðä.ðcalibration-data  $spi@1100d000mediatek,mt8173-norQÐà\+œ!r £spisfaxi+vokayÈdefaultÖ/flash@0jedec,spi-norQèúð€i2c@11010000mediatek,mt8173-i2c Qp€€ UO¾œ  £maindmaÈdefaultÖ0+vokay›€touchscreen@10elan,ekth3500Q šXtouchscreen@34melfas,mip4_tsQ4 šXtouchscreen@20 hid-over-i2cQ B  šXtouchscreen@40 hid-over-i2cQ@B UXi2c@11011000mediatek,mt8173-i2c Qp€ UP¾œ  £maindmaÈdefaultÖ1+vokay›€trackpad@15elan,ekth3000 šuQQ2trackpad@2c hid-over-i2c šuQ,B á2i2c@11012000mediatek,mt8173-hdmi-ddc UQQ œ£ddc-i2c$di2c@11013000mediatek,mt8173-i2c Q0p€€ UR¾œ#  £maindmaÈdefaultÖ3+ vdisabledaudio-controller@11220000mediatek,mt8173-afe-pcmQ" U†\4Pœdey…†‡ˆ‰b£infra_sys_audio_clktop_pdn_audiotop_pdn_aud_intbusbck0bck1i2s0_mi2s1_mi2s2_mi2s3_mi2s3_bmn+$bmmc@11230000mediatek,mt8173-mmcQ# UGœ_ £sourcehclkvokayÈdefaultstate_uhsÖ5j6tì ëÂ~�Ÿ®¿@Îë  +7 78`+& Dmmc@11240000mediatek,mt8173-mmcQ$ UHœR £sourcehclkvokayÈdefaultstate_uhsÖ9j:tì ë R c p ~ +; 7< ‡*mmc@11250000mediatek,mt8173-mmcQ% UIœR £sourcehclk vdisabledmmc@11260000mediatek,mt8173-mmcQ& UJœu £sourcehclkvokayÈdefaultstate_uhsÖ=j>tì ë R c p � ¦ +? 7@ D ³+btmrvl@2marvell,sd8897-btQ šw Æ  Ùdmwifiex@1marvell,sd8897Q š& Æusb@11271000#mediatek,mt8173-mtu3mediatek,mtu3 Q'0( }macippc U@ ïABC\4 œ^£sys_ckref_ck ô+<vokay host Dusb@11270000'mediatek,mt8173-xhcimediatek,mtk-xhciQ'}mac Us\4 œ^£sys_ckref_ckvokayÈdefaultÖE Dt-phy@11290000mediatek,mt8173-u3phyQ)+<vokayusb-phy@11290800Q)œ£ref•vokay$Ausb-phy@11290900Q) œ£ref•vokay$Busb-phy@11291000Q)œ£ref•vokay$Csyscon@14000000mediatek,mt8173-mmsyssysconQ\4U !ׄŽk 6FF =F$Grdma@14001000-mediatek,mt8173-mdp-rdmamediatek,mt8173-mdpQœGG\4 UH \Irdma@14002000mediatek,mt8173-mdp-rdmaQ œGG\4 UH„rsz@14003000mediatek,mt8173-mdp-rszQ0œG\4rsz@14004000mediatek,mt8173-mdp-rszQ@œG\4rsz@14005000mediatek,mt8173-mdp-rszQPœG\4wdma@14006000mediatek,mt8173-mdp-wdmaQ`œG \4 UHwrot@14007000mediatek,mt8173-mdp-wrotQpœG \4 UHwrot@14008000mediatek,mt8173-mdp-wrotQ€œG \4 UH…ovl@1400c000mediatek,mt8173-disp-ovlQÀ U´\4œG UH =FÀovl@1400d000mediatek,mt8173-disp-ovlQÐ Uµ\4œG UH€ =FÐrdma@1400e000mediatek,mt8173-disp-rdmaQà U¶\4œG UH =Fàrdma@1400f000mediatek,mt8173-disp-rdmaQð U·\4œG UH� =Fðrdma@14010000mediatek,mt8173-disp-rdmaQ U¸\4œG UH‚ =Fwdma@14011000mediatek,mt8173-disp-wdmaQ U¹\4œG UH =Fwdma@14012000mediatek,mt8173-disp-wdmaQ  Uº\4œG UHƒ =F color@14013000mediatek,mt8173-disp-colorQ0 U»\4œG =F0color@14014000mediatek,mt8173-disp-colorQ@ U¼\4œG =F@aal@14015000mediatek,mt8173-disp-aalQP U½\4œG =FPgamma@14016000mediatek,mt8173-disp-gammaQ` U¾\4œG =F`merge@14017000mediatek,mt8173-disp-mergeQp\4œGsplit@14018000mediatek,mt8173-disp-splitQ€\4œGsplit@14019000mediatek,mt8173-disp-splitQ�\4œGufoe@1401a000mediatek,mt8173-disp-ufoeQ  U¿\4œG =F dsi@1401b000mediatek,mt8173-dsiQ° UÀ\4œG$G%J£enginedigitalhs‡G ïJ idphyvokayportsportendpointgK$%dsi@1401c000mediatek,mt8173-dsiQÀ UÁ\4œG&G'L£enginedigitalhs ïL idphy vdisableddpi@1401d000mediatek,mt8173-dpiQÐ UÂ\4œG(G)£pixelenginepllvokayportendpointgM$Rpwm@1401e000mediatek,mt8173-disp-pwmQà sœG!G £mainmmvokayÈdefaultÖN$Xpwm@1401f000mediatek,mt8173-disp-pwmQð sœG#G"£mainmm vdisabledmutex@14020000mediatek,mt8173-disp-mutexQ U©\4œG =F ~56larb@14021000mediatek,mt8173-smi-larbQ ’O\4œGG£apbsmi$smi@14022000mediatek,mt8173-smi-commonQ \4œGG£apbsmi$Ood@14023000mediatek,mt8173-disp-odQ0œG =F0hdmi@14025000mediatek,mt8173-hdmiQP UÎ œG,G-G.G/£pixelpllbclkspdifÈdefaultÖP ïQ ihdmi ŸG s+Qvokay$aports+port@0QendpointgR$Mport@1QendpointgS$elarb@14027000mediatek,mt8173-smi-larbQp ’O\4œG2G2£apbsmi$clock-controller@15000000mediatek,mt8173-imgsyssysconQŽ$Tlarb@15001000mediatek,mt8173-smi-larbQ ’O\4œTT£apbsmi$clock-controller@16000000mediatek,mt8173-vdecsyssysconQŽ$Uvcodec@16020000mediatek,mt8173-vcodec-dec°Q 0@Phpx„(}miscldtopcmadavpphwdhwqhwbhwg UÌ@ UH H!H%H&H'H"H#H$ \I ´U\4@œ >lWMiNZ£vcodecpllunivpll_d2clk_cci400_selvdec_selvdecpllvencpllvenc_lt_selvdec_bus_clk_src(ilW +N>M !XU†€/¯larb@16010000mediatek,mt8173-smi-larbQ ’O\4œUU£apbsmi$clock-controller@18000000mediatek,mt8173-vencsyssysconQŽ$Vlarb@18001000mediatek,mt8173-smi-larbQ ’O\4œVV£apbsmi$vcodec@18002000mediatek,mt8173-vcodec-encQ  UÆX UH`HaHbHcHdHiHjHkHlHmHn \IœX £venc_selX+M\4jpegdec@18004000mediatek,mt8173-jpgdecQ@ UËœVV£jpgdec-smijpgdec\4 UHgHhclock-controller@19000000!mediatek,mt8173-vencltsyssysconQŽ$Wlarb@19001000mediatek,mt8173-smi-larbQ ’O\4œWW£apbsmi$vcodec@19002000mediatek,mt8173-vcodec-enc-vp8Q  UÊH UH H¡H¤H¨H§H¥H¦H¢H£ \Iœi £venc_lt_seli+N\4memory@40000000EmemoryQ@€backlightpwm-backlight ÅXB@wY Ê_ÈdefaultÖZvokay$(fixedregulator2regulator-fixed ®bl_fixed½w@Õw@ ×è è û ÈdefaultÖ[$Ychosen serial0:115200n8gpio-keys gpio-keysÈdefaultÖ\switch-lid Lid ;E  switch-power Power ; t .switch-tablet-mode Tablet_mode ;y  switch-volume-down Volume_down ;{ rswitch-volume-up Volume_up ;| sregulator1regulator-fixed ®PANEL_3V3½2Z Õ2Z  è @ R¡  û)ÈdefaultÖ]$'regulator2regulator-fixed ®PS8640_1V2½O€ÕO€.Ð è @ ûÈdefaultÖ^$#fixedregulator0regulator-fixed®3V3½2Z Õ2Z  ûUÈdefaultÖ_$?soundmediatek,mt8173-rt5650 b`a wbÈdefaultÖc ‰codec-capture —`connectorhdmi-connector hdmiEa ¡dportendpointge$Swatchdog arm,smc-wdt compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typeovl0ovl1rdma0rdma1rdma2wdma0wdma1color0color1split0split1dpi0dsi0dsi1mdp-rdma0mdp-rdma1mdp-rsz0mdp-rsz1mdp-rsz2mdp-wdma0mdp-wrot0mdp-wrot1serial0serial1serial2serial3mmc0mmc1mmc2opp-sharedphandleopp-hzopp-microvoltcpudevice_typeregenable-methodcpu-idle-states#cooling-cellsdynamic-power-coefficientclocksclock-namesoperating-points-v2capacity-dmips-mhzproc-supplysram-supplyentry-methodlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paraminterruptsinterrupt-affinitycpu_suspendcpu_offcpu_on#clock-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionrangesalignmentno-maparm,no-tick-in-suspend#reset-cellsmediatek,pctl-regmapgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-line-namespinmuxinput-enablebias-pull-downbias-disablebias-pull-upoutput-lowoutput-highdrive-strength#power-domain-cellsmediatek,infracfgdomain-supplystatusreg-namesresetsreset-namesinterrupts-extendedregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-allowed-modesregulator-enable-ramp-delaymemory-regionmediatek,larbs#iommu-cellsmediatek,ibiasmediatek,ibias_up#phy-cells#mbox-cells#io-channel-cellsclock-divpinctrl-namespinctrl-0avdd-supplycpvdd-supply#sound-dai-cellsrealtek,dmic1-data-pinrealtek,jd-modepowerdown-gpiosreset-gpiosvdd12-supplyvdd33-supplyremote-endpointpower-supplybacklightregulator-min-microampregulator-max-microamppowered-while-suspendedmediatek,pad-selectspi-max-frequencygoogle,cros-ec-spi-msg-delaywakeup-sourcegoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymap#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesbank0-supplybank1-supplyassigned-clocksassigned-clock-parentshid-descr-addrvcc-supplypower-domainspinctrl-1bus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-reseths400-ds-delaymediatek,hs200-cmd-int-delaymediatek,hs400-cmd-int-delaymediatek,hs400-cmd-resp-sel-risingvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104cd-gpioswp-gpioskeep-power-in-suspendcap-sdio-irqcap-power-off-cardmarvell,wakeup-pinmarvell,wakeup-gap-msphysmediatek,syscon-wakeupdr_modevusb33-supplyassigned-clock-ratesmboxesmediatek,gce-client-regiommusmediatek,vpuphy-names#pwm-cellsmediatek,gce-eventsmediatek,smimediatek,syscon-hdmimediatek,vdecsyspwmsenable-gpiosstartup-delay-usenable-active-highgpiostdout-pathlabellinux,codelinux,input-typedebounce-intervalregulator-boot-onoff-on-delay-usmediatek,audio-codecmediatek,platformmediatek,mclksound-daiddc-i2c-bus