Ð þí!8�(uX*archermind,mt6797-x20-devmediatek,mt6797 +7Mediatek X20 Development Board =embeddedpsci arm,psci-0.2Jsmccpus+cpu@0Qcpuarm,cortex-a53]pscikcpu@1Qcpuarm,cortex-a53]pscikcpu@2Qcpuarm,cortex-a53]pscikcpu@3Qcpuarm,cortex-a53]pscikcpu@100Qcpuarm,cortex-a53]pscikcpu@101Qcpuarm,cortex-a53]pscikcpu@102Qcpuarm,cortex-a53]pscikcpu@103Qcpuarm,cortex-a53]pscikcpu@200Qcpuarm,cortex-a72]pscikcpu@201Qcpuarm,cortex-a72]pscikoscillator-26m fixed-clocko|Œº€Œclk26mtimerarm,armv8-timer 0Ÿ   topckgen@10000000mediatek,mt6797-topckgenkoªsyscon@10001000 mediatek,mt6797-infracfgsysconkoªpinctrl@10005000mediatek,mt6797-pinctrlPkP $(,!²gpioiocfgliocfgbiocfgriocfgt¼Ìuart0pins0Øêëuart1ªpins1Øèéi2c0pins0Ø%&i2c1ªpins1Ø78i2c2ª pins2Ø`_i2c3ª pins3ØKJi2c4ª pins4Øîïi2c5ª pins5Øðñi2c6ªpins6ؘ—i2c7ªpins7Øš™power-controller@10006000mediatek,mt6797-scpsysßk`ó  úmfgmmvdecwatchdog@10007000(mediatek,mt6797-wdtmediatek,mt6589-wdtkpapmixed@1000c000mediatek,mt6797-apmixedsyskÀointpol-controller@10200620.mediatek,mt6797-sysirqmediatek,mt6577-sysirq$  k" "�ªserial@11002000*mediatek,mt6797-uartmediatek,mt6577-uartk  Ÿ[ó. úbaudbus 5disabledserial@11003000*mediatek,mt6797-uartmediatek,mt6577-uartk0 Ÿ\ó. úbaudbus5okay