Ð þí:&85Ð(V5˜)Qualcomm Technologies, Inc. IPQ8074-HK01!qcom,ipq8074-hk01qcom,ipq8074,clockssleep_clk !fixed-clock=€MZxo !fixed-clock=$øMZcpuscpu@0bcpu!arm,cortex-a53nrƒpscicpu@1bcpu!arm,cortex-a53ƒpscinrcpu@2bcpu!arm,cortex-a53ƒpscinrcpu@3bcpu!arm,cortex-a53ƒpscinrl2-cache!cache‘Zpmu!arm,cortex-a53-pmu �psci !arm,psci-1.0Šsmcreserved-memory¨smem@4ab00000 !qcom,smemnJ°¯¶memory@4ac00000¯nJÀ@firmwarescm!qcom,scm-ipq8074qcom,scmsoc¨ÿÿÿÿ !simple-busphy@58000!qcom,ipq8074-qmp-usb3-phyn€Ä¨¾‚†Åauxcfg_ahbrefÑ,- Øphycommonäokayëûphy@58200 n‚0„ˆø†D M¾‡Åpipe0usb3phy_1_cc_pipe_clkZphy@59000!qcom,ipq8074-qusb2-phyn�€  ¾† Åcfg_ahbrefÑ0äokayZphy@78000!qcom,ipq8074-qmp-usb3-phyn€Ä¨¾{Åauxcfg_ahbrefÑ)* Øphycommonäokayëûphy@78200 n‚0„ˆø†D M¾€Åpipe0usb3phy_0_cc_pipe_clkZphy@79000!qcom,ipq8074-qusb2-phyn�€  ¾ Åcfg_ahbrefÑ/äokayZphy@84000!qcom,ipq8074-qmp-gen3-pcie-phyn@¼¨¾po Åauxcfg_ahbÑNO Øphycommonäokayphy@84200 nBlDHðLô M¾sÅpipe0pcie20_phy0_pipe_clkZphy@8e000!qcom,ipq8074-qmp-pcie-phynàĨ¾vu Åauxcfg_ahbÑRS Øphycommonäokayphy@8e200nâ0äèø M¾yÅpipe0pcie20_phy1_pipe_clkZmdio@90000!qcom,ipq4019-mdion d¾³Ågcc_mdio_ahb_clk ädisabledrng@e3000 !qcom,prng-een0¾(Åcore ädisableddma-controller@704000!qcom,bam-v1.7.0np@ �ϾÚÅbam_clk)4< ädisabledZcrypto@73a000!qcom,crypto-v5.1ns `¾ÚÛÜÅifacebuscoreUZrxtx ädisabledpinctrl@1000000!qcom,ipq8074-pinctrln0 �ÐdtF€Œ¡Zserial4-pinmux²gpio23gpio24 ·blsp4_uart1ÀÏZ i2c-0-pinmux²gpio42gpio43 ·blsp1_i2cÀÏZ spi-0-pins²gpio38gpio39gpio40gpio41 ·blsp0_spiÀÏZ hsuart-pins²gpio46gpio47gpio48gpio49 ·blsp2_uartÀÏZ qpic-pinsb²gpio1gpio3gpio4gpio5gpio6gpio7gpio8gpio10gpio11gpio12gpio13gpio14gpio15gpio16gpio17·qpicÀÏZgcc@1800000!qcom,gcc-ipq8074n€MÜðZhwlock@1905000!qcom,tcsr-mutexn�PýZspmi@200f000!qcom,spmi-pmic-arb(nð@€À€€   corechnlsobsrvrintrcnfg �¾ periph_irq4%Œ¡2mmc@7824900!qcom,sdhci-msm-v4n‚I‚@ hccore�{Šhc_irqpwr_irq¾‰ŠÅifacecorexoÑ1=ã`KXgväokaydma-controller@7884000!qcom,bam-v1.7.0nˆ@° �î¾Åbam_clk)4Z serial@78af000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmnŠð �k¾" Åcoreiface ädisabledserial@78b1000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹ �2¾$ ÅcoreifaceU  Ztxrx€ Šdefaultäokayserial@78b3000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmn‹0 �4¾& Åcoreiface€ Šdefaultäokayspi@78b5000!qcom,spi-qup-v2.2.1n‹P �_˜úð€¾ ÅcoreifaceU Ztxrx€ Šdefaultäokayflash@0!jedec,spi-norn˜úð€i2c@78b6000!qcom,i2c-qup-v2.2.1n‹` �`¾ Åcoreiface=€U  Ztxrx€ Šdefaultäokayi2c@78b7000!qcom,i2c-qup-v2.2.1n‹p �a¾ Åcoreiface=† U  Ztxrx ädisabledi2c@78b9000!qcom,i2c-qup-v2.2.1n‹� �+¾ Åcoreiface=€U  Ztxrx ädisabledi2c@78ba000!qcom,i2c-qup-v2.2.1n‹  �,¾  Åcoreiface=† U  Ztxrx ädisableddma-controller@7984000!qcom,bam-v1.7.0n˜@  �’¾)Åbam_clk)4äokayZnand-controller@79b0000!qcom,ipq8074-nandn›¾*) ÅcoreaonU Ztxrxcmd€Šdefaultäokaynand@0nª¼Ïusb@8af8800!qcom,ipq8074-dwc3qcom,dwc3n¯ˆ¨ ¾|}�~Åcfg_noccoresleepmock_utmiÞ|}~ îòtPòtP$øÑ+äokayusb@8a00000 !snps,dwc3n Í �Œusb2-phyusb3-phy ?Wk„�hostusb@8cf8800!qcom,ipq8074-dwc3qcom,dwc3nψ¨ ¾ƒ„ˆ…Åcfg_noccoresleepmock_utmiÞƒ„… îòtPòtP$øÑ.äokayusb@8c00000 !snps,dwc3nÀÍ �cusb2-phyusb3-phy ?Wk„�hostinterrupt-controller@b000000!qcom,msm-qgic2Œ¡n   ¨  ýZv2m@0!arm,gic-v2m-frame¥nýwatchdog@b017000!qcom,kpss-wdtn p �¾´mailbox@b111000!qcom,ipq8074-apcs-apps-globaln MÀtimer@b120000¨!arm,armv7-timer-memn frame@b120000Ì�n   frame@b123000Ì � n 0 ädisabledframe@b124000Ì � n @ ädisabledframe@b125000Ì � n P ädisabledframe@b126000Ì � n ` ädisabledframe@b127000Ì � n p ädisabledframe@b128000Ì �n € ädisabledpci@10000000!qcom,pcie-ipq8074 n ¨€  dbielbiparfconfigbpciÙêÿôpciephy0¨� ‚""Þ �Umsi¡þ€Ž��‘(¾zwxuvÅifaceaxi_maxi_sahbaux8Ñ|}~€�‚/Øpipesleepstickyaxi_maxi_sahbaxi_m_stickyäokay :pci@20000000!qcom,pcie-ipq8074-gen3(n   ¨ @  dbielbiatuparfconfigbpciÙêÿô+pciephy0¨� ‚ " "Þ �4msi¡þ€KNOS(¾tqràâ#Åifaceaxi_maxi_saxi_bridgerchng@Ñuvwxyz{ƒ<Øpipesleepstickyaxi_maxi_sahbaxi_m_stickyaxi_s_stickyäokay =timer!arm,armv8-timer0�aliases:/soc/serial@78b3000B/soc/serial@78b1000chosenJserial0memory@40000000bmemoryn@ regulator-dummyZ #address-cells#size-cellsmodelcompatibleinterrupt-parentclock-frequency#clock-cellsphandledevice_typeregnext-level-cacheenable-methodcache-levelinterruptsrangesno-maphwlocksclocksclock-namesresetsreset-namesstatusvdda-phy-supplyvdda-pll-supply#phy-cellsclock-output-names#dma-cellsqcom,eeqcom,controlled-remotelydmasdma-namesgpio-controllergpio-ranges#gpio-cellsinterrupt-controller#interrupt-cellspinsfunctiondrive-strengthbias-disable#power-domain-cells#reset-cells#hwlock-cellsreg-namesinterrupt-namesqcom,channelcell-indexmax-frequencymmc-ddr-1_8vmmc-hs200-1_8vmmc-hs400-1_8vbus-widthpinctrl-0pinctrl-namesspi-max-frequencynand-ecc-strengthnand-ecc-step-sizenand-bus-widthassigned-clocksassigned-clock-ratespower-domainsphysphy-namessnps,parkmode-disable-ss-quirksnps,is-utmi-l1-suspendsnps,hird-thresholdsnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirkdr_modemsi-controllertimeout-sec#mbox-cellsframe-numberlinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapperst-gpiosmax-link-speedserial0serial1stdout-path