Ð þíé:8Ýh( ÒÝ0-radxa,rockpi4aradxa,rockpi4rockchip,rk3399 +7Radxa ROCK Pi 4Aaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000œ/mmc@fe320000¡/mmc@fe330000cpus+cpu-mapcluster0core0¦core1¦core2¦core3¦cluster1core0¦core1¦cpu@0ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@1ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@2ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@3ªcpuarm,cortex-a53¶ºpsciÈåÛâñd  / :cpu@100ªcpuarm,cortex-a72¶ºpsciÈÛ âñ´  /:thermal-idleâB'Nôcpu@101ªcpuarm,cortex-a72¶ºpsciÈÛ âñ´  /:thermal-idleâB'Nôidle-states^pscicpu-sleeparm,idle-statek|“xNú¤„: cluster-sleeparm,idle-statek|“�Nô¤Ð: display-subsystemrockchip,display-subsystemµmemory-controllerrockchip,rk3399-dmc»ÈÛ¨×dmc_clk ãdisabledpmu_a53arm,cortex-a53-pmuêpmu_a72arm,cortex-a72-pmuêpsci arm,psci-1.0Ásmctimerarm,armv8-timer@ê   õxin24m fixed-clock n6xin24m/:Žpcie@f8000000rockchip,rk3399-pcie ¶øýê ÛÊË/µ0ºusbãokaydebug@fe430000&arm,coresight-cpu-debugarm,primecell¶þCÛM ×apb_pclk¦debug@fe432000&arm,coresight-cpu-debugarm,primecell¶þC ÛM ×apb_pclk¦debug@fe434000&arm,coresight-cpu-debugarm,primecell¶þC@ÛM ×apb_pclk¦debug@fe436000&arm,coresight-cpu-debugarm,primecell¶þC`ÛM ×apb_pclk¦debug@fe610000&arm,coresight-cpu-debugarm,primecell¶þaÛL ×apb_pclk¦debug@fe710000&arm,coresight-cpu-debugarm,primecell¶þqÛL ×apb_pclk¦usb@fe800000rockchip,rk3399-dwc3+Ä0Û�ƒöøôùG×ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkË% Òusb3-otgãokayusb@fe800000 snps,dwc3¶þ€êiÛ�öƒ×refbus_earlysuspendhostµ12ºusb2-phyusb3-phy utmi_wide#;\u–Nãokayusb@fe900000rockchip,rk3399-dwc3+Ä0Û‚„÷øôùG×ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkË& Òusb3-otgãokayusb@fe900000 snps,dwc3¶þ�ênÛ‚÷„×refbus_earlysuspendhostµ34ºusb2-phyusb3-phy utmi_wide#;\u–Nãokaydp@fec00000rockchip,rk3399-cdn-dp¶þÀê tr¡‡õá ë Ûru¡o×core-clkpclkspdifgrfµ56N ËHJýÒspdifdptxapbcore\¸ ãdisabledportsport+endpoint@0¶É7:¤endpoint@1¶É8:žinterrupt-controller@fee00000 arm,gic-v3F+Ä9P¶þàþð ÿðÿñÿòê :interrupt-controller@fee20000arm,gic-v3-itsÙè¶þâ:ppi-partitionsinterrupt-partition-0ó:interrupt-partition-1ó:saradc@ff100000rockchip,rk3399-saradc¶ÿê>üÛPe×saradcapb_pclkËÔ Òsaradc-apbãokayi2c@ff110000rockchip,rk3399-i2c¶ÿtA‡ ëÂÛAU ×i2cpclkê;ûdefaultñ9+ãokay,1codec@11everest,es8316¶ÛY×mclk¸portendpointÉ::—i2c@ff120000rockchip,rk3399-i2c¶ÿtB‡ ëÂÛBV ×i2cpclkê#ûdefaultñ;+ ãdisabledi2c@ff130000rockchip,rk3399-i2c¶ÿtC‡ ëÂÛCW ×i2cpclkê"ûdefaultñ<+ãokayÂ1:­i2c@ff140000rockchip,rk3399-i2c¶ÿtD‡ ëÂÛDX ×i2cpclkê&ûdefaultñ=+ ãdisabledi2c@ff150000rockchip,rk3399-i2c¶ÿtE‡ ëÂÛEY ×i2cpclkê%ûdefaultñ>+ ãdisabledi2c@ff160000rockchip,rk3399-i2c¶ÿtF‡ ëÂÛFZ ×i2cpclkê$ûdefaultñ?+ ãdisabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛQ`×baudclkapb_pclkêcISûdefault ñ@AB ãdisabledserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛRa×baudclkapb_pclkêbISûdefaultñC ãdisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛSb×baudclkapb_pclkêdISûdefaultñDãokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿÛTc×baudclkapb_pclkêeISûdefaultñE ãdisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛG[×spiclkapb_pclkêD`F F etxrxûdefaultñGHIJ+ ãdisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛH\×spiclkapb_pclkê5`F F etxrxûdefaultñKLMN+ ãdisabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛI]×spiclkapb_pclkê4`FFetxrxûdefaultñOPQR+ ãdisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿÛJ^×spiclkapb_pclkêC`FFetxrxûdefaultñSTUV+ ãdisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿ ÛK_×spiclkapb_pclkê„`WW etxrxûdefaultñXYZ[N+ ãdisabledthermal-zonescpu-thermalod…è“\tripscpu_alert0£p¯Ð±passive:]cpu_alert1£$ø¯Ð±passive:^cpu_crit£s¯Ð ±criticalcooling-mapsmap0º]¿ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1º^H¿ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalod…è“\tripsgpu_alert0£$ø¯Ð±passive:_gpu_crit£s¯Ð ±criticalcooling-mapsmap0º_ ¿`ÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc¶ÿ&êatO‡ q°ÛOd×tsadcapb_pclkËè Òtsadc-apb\Îsûinitdefaultsleepñaåbïaùãokay&:\qos@ffa58000rockchip,rk3399-qossyscon¶ÿ¥€ :jqos@ffa5c000rockchip,rk3399-qossyscon¶ÿ¥À :kqos@ffa60080rockchip,rk3399-qossyscon¶ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon¶ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon¶ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon¶ÿ§ :nqos@ffa70080rockchip,rk3399-qossyscon¶ÿ§€ :oqos@ffa74000rockchip,rk3399-qossyscon¶ÿ§@ :lqos@ffa76000rockchip,rk3399-qossyscon¶ÿ§` :mqos@ffa90000rockchip,rk3399-qossyscon¶ÿ© :pqos@ffa98000rockchip,rk3399-qossyscon¶ÿ©€ :cqos@ffaa0000rockchip,rk3399-qossyscon¶ÿª :qqos@ffaa0080rockchip,rk3399-qossyscon¶ÿª€ :rqos@ffaa8000rockchip,rk3399-qossyscon¶ÿª€ :sqos@ffaa8080rockchip,rk3399-qossyscon¶ÿª€€ :tqos@ffab0000rockchip,rk3399-qossyscon¶ÿ« :dqos@ffab0080rockchip,rk3399-qossyscon¶ÿ«€ :eqos@ffab8000rockchip,rk3399-qossyscon¶ÿ«€ :fqos@ffac0000rockchip,rk3399-qossyscon¶ÿ¬ :gqos@ffac0080rockchip,rk3399-qossyscon¶ÿ¬€ :hqos@ffac8000rockchip,rk3399-qossyscon¶ÿ¬€ :uqos@ffac8080rockchip,rk3399-qossyscon¶ÿ¬€€ :vqos@ffad0000rockchip,rk3399-qossyscon¶ÿ­ :wqos@ffad8080rockchip,rk3399-qossyscon¶ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon¶ÿ® :ipower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd¶ÿ1power-controller!rockchip,rk3399-power-controllerA+:power-domain@34¶"ÛáÝUcApower-domain@33¶!ÛÜåUdeApower-domain@31¶ÛëêUfApower-domain@32¶ ÛíìUghApower-domain@35¶#ÛÐUiApower-domain@25¶ÛlApower-domain@23¶ÛðUjApower-domain@22¶ÛÕfUkApower-domain@27¶ÛÎLUlApower-domain@28¶ÛîUmApower-domain@8¶Û~}Apower-domain@9¶ Û€Apower-domain@24¶ÛôUnoApower-domain@15¶A+power-domain@21¶ÛÞçrUpApower-domain@19¶ÛåßUqrApower-domain@20¶ÛæàUstApower-domain@16¶A+power-domain@17¶ÛÙÙUuvApower-domain@18¶ÛÛÛUwAsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd¶ÿ2:io-domains&rockchip,rk3399-pmu-io-voltage-domainãokay\xspi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi¶ÿ5Ûyy×spiclkapb_pclkê<ûdefaultñz{|}+ ãdisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart¶ÿ7Ûyy"×baudclkapb_pclkêfISûdefaultñ~ ãdisabledi2c@ff3c0000rockchip,rk3399-i2c¶ÿ<ty ‡ ëÂÛy y ×i2cpclkê9ûdefaultñ+ãokay €¨1pmic@1brockchip,rk808¶ €ê/xin32krk808-clkout2ûdefaultñ�kŒš‚¦‚²‚¾‚ʂւâƒî‚ú‚‚ƒ!:ÂregulatorsDCDC_REG1 .vdd_center=Qc q°{™p“qregulator-state-mem¨DCDC_REG2 .vdd_cpu_l=Qc q°{™p“q: regulator-state-mem¨DCDC_REG3.vcc_ddr=Qregulator-state-memÁDCDC_REG4.vcc_1v8=Qcw@{w@:regulator-state-memÁÙw@LDO_REG1.vcca1v8_codec=Qcw@{w@:�regulator-state-mem¨LDO_REG2 .vcca1v8_hdmi=Qcw@{w@:¬regulator-state-mem¨LDO_REG3 .vcca_1v8=Qcw@{w@regulator-state-memÁÙw@LDO_REG4 .vcc_sdio=Qc-ÆÀ{-ÆÀ:�regulator-state-memÁÙ-ÆÀLDO_REG5.vcca3v0_codec=Qc-ÆÀ{-ÆÀregulator-state-mem¨LDO_REG6.vcc_1v5=Qcã`{ã`regulator-state-memÁÙã`LDO_REG7 .vcca0v9_hdmi=Qc » { » :«regulator-state-mem¨LDO_REG8.vcc_3v0=Qc-ÆÀ{-ÆÀ:xregulator-state-memÁÙ-ÆÀSWITCH_REG1.vcc_cam=Qregulator-state-mem¨SWITCH_REG2 .vcc_mipi=Qregulator-state-mem¨regulator@40silergy,syr827¶@õûdefaultñ„ .vdd_cpu_bc ß4{ã`“è=Q ‚:regulator-state-mem¨regulator@41silergy,syr828¶Aõûdefaultñ….vdd_gpuc ß4{ã`“è=Q ‚:¹regulator-state-mem¨i2c@ff3d0000rockchip,rk3399-i2c¶ÿ=ty ‡ ëÂÛy y ×i2cpclkê8ûdefaultñ†+ãokayX1i2c@ff3e0000rockchip,rk3399-i2c¶ÿ>ty ‡ ëÂÛy y ×i2cpclkê:ûdefaultñ‡+ ãdisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿB ûdefaultñˆÛy ãdisabledpwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿB ûdefaultñ‰Ûy ãdisabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿB  ûdefaultñŠÛyãokay:Ìpwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm¶ÿB0 ûdefaultñ‹Ûy ãdisableddfi@ff630000¶ÿc@rockchip,rk3399-dfi»êƒÛy ×pclk_ddr_mon ãdisabled:video-codec@ff650000rockchip,rk3399-vpu¶ÿe êrq mvepuvdpuÛëê ×aclkhclk (ŒNiommu@ff650800rockchip,iommu¶ÿe@êsÛëê ×aclkiface /N:Œvideo-codec@ff660000rockchip,rk3399-vdec¶ÿfêt Ûí쟞×axiahbcabaccore (�N iommu@ff660480rockchip,iommu ¶ÿf€@ÿfÀ@êuÛíì ×aclkifaceN  /:�iommu@ff670800rockchip,iommu¶ÿg@ê*ÛáÝ ×aclkiface / ãdisabledrga@ff680000rockchip,rk3399-rga¶ÿhê7ÛÜåm×aclkhclksclkËjgi ÒcoreaxiahbN!efuse@ff690000rockchip,rk3399-efuse¶ÿi€+Û} ×pclk_efusecpu-id@7¶cpu-leakage@17¶gpu-leakage@18¶center-leakage@19¶cpu-leakage@1a¶logic-leakage@1b¶wafer-info@1c¶dma-controller@ff6d0000arm,pl330arm,primecell¶ÿm@ ê < GÛÓ ×apb_pclk:Wdma-controller@ff6e0000arm,pl330arm,primecell¶ÿn@ ê < GÛÔ ×apb_pclk:Fclock-controller@ff750000rockchip,rk3399-pmucru¶ÿuÛŽ×xin24m\/ ^ty‡(Jñ:yclock-controller@ff760000rockchip,rk3399-cru¶ÿvÛŽ×xin24m\/ ^ˆtÀÀ@ÂÁBÉÂCãÞxíD‡#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄ:syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd¶ÿw+:io-domains"rockchip,rk3399-io-voltage-domainãokay k� xx …x •�mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0Ûw¥o×dphy-refdphy-cfggrfN ¢ ãdisabled:¦usb2phy@e450rockchip,rk3399-usb2phy¶äPÛ{×phyclk/clk_usbphy0_480mãokay:-host-port ¢ê mlinestateãokay¨‘:.otg-port ¢0êghjmotg-bvalidotg-idlinestateãokay:1usb2phy@e460rockchip,rk3399-usb2phy¶ä`Û|×phyclk/clk_usbphy1_480mãokay:/host-port ¢ê mlinestateãokay¨‘:0otg-port ¢0êlmomotg-bvalidotg-idlinestateãokay:3phy@f780rockchip,rk3399-emmc-phy¶÷€$Û’×emmcclk ­2 ¢ãokay:,pcie-phyrockchip,rk3399-pcie-phyÛŠ×refclk ¢Ë‡Òphyãokay:phy@ff7c0000rockchip,rk3399-typec-phy¶ÿ|Û~}×tcpdcoretcpdphy-reft~‡úð€NË•”LÒuphyuphy-pipeuphy-tcphy\ãokaydp-port ¢:5usb3-port ¢:2phy@ff800000rockchip,rk3399-typec-phy¶ÿ€Û€×tcpdcoretcpdphy-reft€‡úð€N Ë�œMÒuphyuphy-pipeuphy-tcphy\ãokaydp-port ¢:6usb3-port ¢:4watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt¶ÿ„€Û|êxrktimer@ff850000rockchip,rk3399-timer¶ÿ…êQÛhZ ×pclktimerspdif@ff870000rockchip,rk3399-spdif¶ÿ‡êB`Wetx ×mclkhclkÛU×ûdefaultñ“N¸ ãdisabledport:ÅendpointÉ”:Æi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s¶ÿˆ\ê'`WWetxrx×i2s_clki2s_hclkÛVÔûbclk_onbclk_offñ•å–N¸ãokay Á Ûport:Äendpoint öi2s É—::i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s¶ÿ‰ê(`WWetxrx×i2s_clki2s_hclkÛWÕûdefaultñ˜N¸ ãdisabled Û Ái2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s¶ÿŠê)`WWetxrx×i2s_clki2s_hclkÛXÖN¸ãokay:©vop@ff8f0000rockchip,rk3399-vop-lit ¶ÿ� ÿ� êwtÛÛ‡ׄõáÛÛµÛ×aclk_vopdclk_vophclk_vop (™NË Òaxiahbdclkãokayport+:endpoint@0¶Éš:²endpoint@1¶É›:·endpoint@2¶Éœ:°endpoint@3¶É�:´endpoint@4¶Éž:8iommu@ff8f3f00rockchip,iommu¶ÿ�?êwÛÛÛ ×aclkifaceN /ãokay:™vop@ff900000rockchip,rk3399-vop-big ¶ÿ� ÿ� êvtÙÙ‡ׄõáÛÙ´Ù×aclk_vopdclk_vophclk_vop (ŸNË Òaxiahbdclkãokayport+:endpoint@0¶É :¶endpoint@1¶É¡:±endpoint@2¶É¢:¯endpoint@3¶É£:³endpoint@4¶ɤ:7iommu@ff903f00rockchip,iommu¶ÿ�?êvÛÙÙ ×aclkifaceN /ãokay:Ÿisp0@ff910000rockchip,rk3399-cif-isp¶ÿ‘@ê+Ûnéã×ispaclkhclk (¥µ¦ºdphyN ãdisabledports+port@0¶+iommu@ff914000rockchip,iommu ¶ÿ‘@ÿ‘Pê+Ûéã ×aclkiface /N :¥isp1@ff920000rockchip,rk3399-cif-isp¶ÿ’@ê,Ûoêä×ispaclkhclk (§µ¨ºdphyN ãdisabledports+port@0¶+iommu@ff924000rockchip,iommu ¶ÿ’@ÿ’Pê,Ûêä ×aclkiface /N :§hdmi-soundsimple-audio-card $i2s = Whdmi-soundãokaysimple-audio-card,cpu n©simple-audio-card,codec nªhdmi@ff940000rockchip,rk3399-dw-hdmi¶ÿ”ê(Ûtqpo×iahbisfrcecgrfrefNS\¸ãokay x« ˆ¬ ˜­ûdefaultñ®:ªportsport+endpoint@0¶ɯ:¢endpoint@1¶ɰ:œmipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¶ÿ–€ê- Û¢p£o×refpclkphy_cfggrfNËûÒapb\+ ãdisabledports+port@0¶+endpoint@0¶ɱ:¡endpoint@1¶ɲ:šmipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi¶ÿ–€€ê. Û¢q¤o×refpclkphy_cfggrfNËüÒapb\+ ¢ ãdisabled:¨ports+port@0¶+endpoint@0¶ɳ:£endpoint@1¶É´:�edp@ff970000rockchip,rk3399-edp¶ÿ—€ê Ûjlo ×dppclkgrfûdefaultñµNËÒdp\ ãdisabledports+port@0¶+endpoint@0¶ɶ: endpoint@1¶É·:›gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860¶ÿš0ê mjobmmugpuÛÐâN#ãokay¸ ¤¹:`pinctrlrockchip,rk3399-pinctrl\»+Ägpio@ff720000rockchip,gpio-bank¶ÿrÛyê ° À9F:'gpio@ff730000rockchip,gpio-bank¶ÿsÛyê ° À9F:€gpio@ff780000rockchip,gpio-bank¶ÿxÛPê ° À9F:Ègpio@ff788000rockchip,gpio-bank¶ÿx€ÛQê ° À9F:"gpio@ff790000rockchip,gpio-bank¶ÿyÛRê ° À9F:pcfg-pull-up Ì:½pcfg-pull-down Ù:Àpcfg-pull-none è:ºpcfg-pull-none-12ma è õ :¼pcfg-pull-none-13ma è õ :»pcfg-pull-none-18ma è õpcfg-pull-none-20ma è õ:¿pcfg-pull-up-2ma Ì õpcfg-pull-up-8ma Ì õpcfg-pull-up-18ma Ì õpcfg-pull-up-20ma Ì õ:¾pcfg-pull-down-4ma Ù õpcfg-pull-down-8ma Ù õpcfg-pull-down-12ma Ù õ pcfg-pull-down-18ma Ù õpcfg-pull-down-20ma Ù õpcfg-output-high pcfg-output-low pcfg-input-enable pcfg-input-pull-up  Ìpcfg-input-pull-down  Ùclockclk-32k (ºcifcif-clkin ( ºcif-clkouta ( ºedpedp-hpd (º:µgmacrgmii-pinsð (»º º » º ºººº»»ºº»»:!rmii-pins  ( º » º º ºººº»»i2c0i2c0-xfer (ºº:i2c1i2c1-xfer (ºº:9i2c2i2c2-xfer (¼¼:;i2c3i2c3-xfer (ºº:<i2c4i2c4-xfer ( º º:†i2c5i2c5-xfer ( º º:=i2c6i2c6-xfer ( º º:>i2c7i2c7-xfer (ºº:?i2c8i2c8-xfer (ºº:‡i2s0i2s0-2ch-bus` (ºººººº:•i2s0-8ch-bus� (ºººººººººi2s0-8ch-bus-bclk-off� (ººººººººº:–i2s1i2s1-2ch-busP (ººººº:˜i2s1-2ch-bus-bclk-offP (ºººººsdio0sdio0-bus1 (½sdio0-bus4@ (¾¾¾¾:$sdio0-cmd (¾:%sdio0-clk (¿:&sdio0-cd (½sdio0-pwr (½sdio0-bkpwr (½sdio0-wp (½sdio0-int (½sdmmcsdmmc-bus1 (½sdmmc-bus4@ (½ ½ ½ ½:+sdmmc-clk ( º:(sdmmc-cmd ( ½:*sdmmc-cd (½:)sdmmc-wp (½suspendap-pwroff (ºddrio-pwroff (ºspdifspdif-bus (º:“spdif-bus-1 (ºspi0spi0-clk (½:Gspi0-cs0 (½:Jspi0-cs1 (½spi0-tx (½:Hspi0-rx (½:Ispi1spi1-clk ( ½:Kspi1-cs0 ( ½:Nspi1-rx (½:Mspi1-tx (½:Lspi2spi2-clk ( ½:Ospi2-cs0 ( ½:Rspi2-rx ( ½:Qspi2-tx ( ½:Pspi3spi3-clk (½:zspi3-cs0 (½:}spi3-rx (½:|spi3-tx (½:{spi4spi4-clk (½:Sspi4-cs0 (½:Vspi4-rx (½:Uspi4-tx (½:Tspi5spi5-clk (½:Xspi5-cs0 (½:[spi5-rx (½:Zspi5-tx (½:Ytestclktest-clkout0 (ºtest-clkout1 (ºtest-clkout2 (ºtsadcotp-pin (º:aotp-out (º:buart0uart0-xfer (½º:@uart0-cts (º:Auart0-rts (º:Buart1uart1-xfer ( ½ º:Cuart2auart2a-xfer (½ ºuart2buart2b-xfer (½ºuart2cuart2c-xfer (½º:Duart3uart3-xfer (½º:Euart3-cts (ºuart3-rts (ºuart4uart4-xfer (½º:~uarthdcpuarthdcp-xfer (½ºpwm0pwm0-pin (º:ˆpwm0-pin-pull-down (Àvop0-pwm-pin (ºvop1-pwm-pin (ºpwm1pwm1-pin (º:‰pwm1-pin-pull-down (Àpwm2pwm2-pin (º:Špwm2-pin-pull-down (Àpwm3apwm3a-pin (º:‹pwm3bpwm3b-pin (ºhdmihdmi-i2c-xfer (ººhdmi-cec (º:®pciepci-clkreqn-cpm (ºpci-clkreqnb-cpm (º:pcie-pwr-en (º:Ébtbt-enable-h ( ºbt-host-wake-l (ºbt-wake-l (ºes8316hp-detect (ºhp-int (½ledsuser-led2 (º:Ápmicpmic-int-l (½:�vsel1-pin (À:„vsel2-pin (À:…usb-typecvcc5v0-typec-en (½:Çusb2vcc5v0-host-en (º:Êwifiwifi-enable-h ( º:Ãwifi-host-wake-l (ºopp-table-0operating-points-v2 6: opp00 AQ– H –¨ –¨Ð Vœ@opp01 A#ÃF H –¨ –¨Ðopp02 A0£, H øP øPÐopp03 A<Ü HHHÐopp04 AG†Œ HB@B@Ðopp05 ATfr H*ˆ*ˆÐopp-table-1operating-points-v2 6: opp00 AQ– H –¨ –¨Ð Vœ@opp01 A#ÃF H –¨ –¨Ðopp02 A0£, H –¨ –¨Ðopp03 A<Ü H Yø YøÐopp04 AG†Œ H~ð~ðÐopp05 ATfr H£è£èÐopp06 A_Ø" HÈàÈàÐopp07 AkIÒ HO€O€Ðopp-table-2operating-points-v2:¸opp00 A ë H –¨ –¨Œ0opp01 A³Ü@ H –¨ –¨Œ0opp02 Aׄ H –¨ –¨Œ0opp03 AÍe H Yø YøŒ0opp04 A#ÃF HHHŒ0opp05 A/¯ HÈàÈàŒ0chosen gserial2:1500000n8external-gmac-clock fixed-clock sY@ clkin_gmac/:leds gpio-ledsûdefaultñÁled-0 sstatus | á" ‚heartbeatsdio-pwrseqmmc-pwrseq-simpleÛ ×ext_clockûdefaultñà ˜' :#soundaudio-graph-card ¤Analog ªÄsound-ditaudio-graph-card ¤SPDIF ªÅspdif-ditlinux,spdif-dit¸portendpointÉÆ:”vbus-typec-regulatorregulator-fixed ¯ Ç€ûdefaultñÇ .vbus_typec= ‚dc-12vregulator-fixed .vcc12v_dcin=Qc·{·:Ëvcc3v3-lan-regulatorregulator-fixed .vcc3v3_lan=Qc2Z {2Z  ƒ: vcc3v3-pcie-regulatorregulator-fixed ¯ ÇÈûdefaultñÉ .vcc3v3_pcie=Q ‚:vcc3v3-sysregulator-fixed .vcc3v3_sys=Qc2Z {2Z  ‚:ƒvcc5v0-host-regulatorregulator-fixed ¯ ÇûdefaultñÊ .vcc5v0_host= ‚:‘vcc-sysregulator-fixed .vcc5v0_sys=QcLK@{LK@ Ë:‚vcc-0v9regulator-fixed.vcc_0v9=Qc » { »  ƒ:vdd-logpwm-regulator ÂÌa¨ Ç‚.vdd_log=Qc 5{\À compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiosnum-lanespinctrl-0pinctrl-namesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modesnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthbus-widthcap-sdio-irqcap-sd-highspeedkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wparasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobedr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,capture-channelsrockchip,playback-channelsdai-formatmclk-fsrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiavdd-0v9-supplyavdd-1v8-supplyddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathfunctioncolorlinux,default-triggerreset-gpioslabeldaisenable-active-highpwmspwm-supply