Ð þíèŽ8ܬ( âÜt'friendlyarm,nanopi-r4srockchip,rk3399 +7FriendlyElec NanoPi R4Saliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000„/serial@ff1a0000Œ/serial@ff1b0000”/serial@ff370000œ/mmc@fe310000¡/mmc@fe320000¦/mmc@fe330000cpus+cpu-mapcluster0core0«core1«core2«core3«cluster1core0«core1«cpu@0¯cpuarm,cortex-a53»¿psciÍåàçöd  4 ?cpu@1¯cpuarm,cortex-a53»¿psciÍåàçöd  4 ?cpu@2¯cpuarm,cortex-a53»¿psciÍåàçöd  4 ?cpu@3¯cpuarm,cortex-a53»¿psciÍåàçöd  4 ?cpu@100¯cpuarm,cortex-a72»¿psciÍà çö´  4?thermal-idleçG'Sôcpu@101¯cpuarm,cortex-a72»¿psciÍà çö´  4?thermal-idleçG'Sôidle-statescpscicpu-sleeparm,idle-statep�˜xSú©„? cluster-sleeparm,idle-statep�˜�Sô©Ð? memory-controllerrockchip,rk3399-dmcºÇà¨Ödmc_clk âdisabledpmu_a53arm,cortex-a53-pmuépmu_a72arm,cortex-a72-pmuépsci arm,psci-1.0Æsmctimerarm,armv8-timer@é   ôxin24m fixed-clock n6xin24m.?–pcie@f8000000rockchip,rk3399-pcie »øý;axi-baseapb-base¯pci+EVb àÅÄG Öaclkaclk-perfhclkpm0é123lsyslegacyclient|`��¬ ´,¹pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38Âúúà�ûàûà8Ê‚ƒ„…†�€(Ñcoremgmtmgmt-stickypipepmpclkaclkâokayÝç÷interrupt-controllerE?ethernet@fe300000rockchip,rk3399-gmac»þ0é lmacirq8àighfjÕfMÖstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac,ʉ Ñstmmaceth:GâokayRi¦yinput†default ”ž©rgmii² ½(Æmdiosnps,dwmac-mdio+ethernet-phy@1» !é Ï'ßu0 ñ!?mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc»þ1@é@ýðÑ€ àîMœ�Öbiuciuciu-driveciu-sample ,ÊyÑreset âdisabled 1>T"_†default ”#$%mmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc»þ2@éAýðÑ€iÍ{ ë àÎLš›Öbiuciuciu-driveciu-sample ,ÊzÑresetâokay � ¢&«†default”'()*m¶+Â,mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1»þ3é ÏiN{ ëÂàNðÖclk_xinclk_ahbemmc_cardclock.´- ¹phy_arasan,å âdisabledö_?™usb@fe380000 generic-ehci»þ8éàÈÉ.´/¹usbâokayusb@fe3a0000 generic-ohci»þ:éàÈÉ.´/¹usbâokayusb@fe3c0000 generic-ehci»þ<éàÊË0´1¹usbâokayusb@fe3e0000 generic-ohci»þ>é àÊË0´1¹usbâokaydebug@fe430000&arm,coresight-cpu-debugarm,primecell»þCàM Öapb_pclk«debug@fe432000&arm,coresight-cpu-debugarm,primecell»þC àM Öapb_pclk«debug@fe434000&arm,coresight-cpu-debugarm,primecell»þC@àM Öapb_pclk«debug@fe436000&arm,coresight-cpu-debugarm,primecell»þC`àM Öapb_pclk«debug@fe610000&arm,coresight-cpu-debugarm,primecell»þaàL Öapb_pclk«debug@fe710000&arm,coresight-cpu-debugarm,primecell»þqàL Öapb_pclk«usb@fe800000rockchip,rk3399-dwc3+Ã0à�ƒöøôùGÖref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkÊ% Ñusb3-otgâokayusb@fe800000 snps,dwc3»þ€éià�öƒÖrefbus_earlysuspendhost´23¹usb2-phyusb3-phy  utmi_wide.Oh‰,âokayusb@fe900000rockchip,rk3399-dwc3+Ã0à‚„÷øôùGÖref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkÊ& Ñusb3-otgâokayusb@fe900000 snps,dwc3»þ�énà‚÷„Örefbus_earlysuspendhost´45¹usb2-phyusb3-phy  utmi_wide.Oh‰,âokaydp@fec00000rockchip,rk3399-cdn-dp»þÀé ir¡{õá ë àru¡oÖcore-clkpclkspdifgrf´67, ÊHJýÑspdifdptxapbcore:« âdisabledportsport+endpoint@0»¼8?©endpoint@1»¼9?£interrupt-controller@fee00000 arm,gic-v3E+ÃP»þàþð ÿðÿñÿòé ?interrupt-controller@fee20000arm,gic-v3-itsÌÛ»þâ?ppi-partitionsinterrupt-partition-0æ?interrupt-partition-1æ?saradc@ff100000rockchip,rk3399-saradc»ÿé>ïàPeÖsaradcapb_pclkÊÔ Ñsaradc-apbâokayi2c@ff110000rockchip,rk3399-i2c»ÿiA{ ëÂàAU Öi2cpclké;†default”:+âokay  @ –$i2c@ff120000rockchip,rk3399-i2c»ÿiB{ ëÂàBV Öi2cpclké#†default”;+âokayi2c@ff130000rockchip,rk3399-i2c»ÿiC{ ëÂàCW Öi2cpclké"†default”<+ âdisabledi2c@ff140000rockchip,rk3399-i2c»ÿiD{ ëÂàDX Öi2cpclké&†default”=+ âdisabledi2c@ff150000rockchip,rk3399-i2c»ÿiE{ ëÂàEY Öi2cpclké%†default”>+ âdisabledi2c@ff160000rockchip,rk3399-i2c»ÿiF{ ëÂàFZ Öi2cpclké$†default”?+âokay?°serial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart»ÿàQ`Öbaudclkapb_pclkéc<F†default ”@AB âdisabledbluetoothbrcm,bcm43438-btàCÖlpo SD g& y& ˆ= †default ”EFG’žHserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart»ÿàRaÖbaudclkapb_pclkéb<F†default”I âdisabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart»ÿàSbÖbaudclkapb_pclkéd<F†default”Jâokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart»ÿàTcÖbaudclkapb_pclkée<F†default”K âdisabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi»ÿàG[Öspiclkapb_pclkéD«L L °txrx†default”MNOP+ âdisabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi»ÿàH\Öspiclkapb_pclké5«L L °txrx†default”QRST+ âdisabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi»ÿàI]Öspiclkapb_pclké4«LL°txrx†default”UVWX+ âdisabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi»ÿàJ^Öspiclkapb_pclkéC«LL°txrx†default”YZ[\+ âdisabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi»ÿ àK_Öspiclkapb_pclké„«]] °txrx†default”^_`a,+ âdisabledthermal-zonescpu-thermalºdÐèÞbtripscpu_alert0îpúжpassive?ccpu_alert1î$øúжpassive?dcpu_critîsúÐ ¶criticalcooling-mapsmap0c ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1dH ÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿgpu-thermalºdÐèÞbtripsgpu_alert0î$øúжpassive?egpu_critîsúÐ ¶criticalcooling-mapsmap0e  fÿÿÿÿÿÿÿÿtsadc@ff260000rockchip,rk3399-tsadc»ÿ&éaiO{ q°àOdÖtsadcapb_pclkÊè Ñtsadc-apb:s†initdefaultsleep”g0h:gDâokayZq?bqos@ffa58000rockchip,rk3399-qossyscon»ÿ¥€ ?pqos@ffa5c000rockchip,rk3399-qossyscon»ÿ¥À ?qqos@ffa60080rockchip,rk3399-qossyscon»ÿ¦€ qos@ffa60100rockchip,rk3399-qossyscon»ÿ¦ qos@ffa60180rockchip,rk3399-qossyscon»ÿ¦€ qos@ffa70000rockchip,rk3399-qossyscon»ÿ§ ?tqos@ffa70080rockchip,rk3399-qossyscon»ÿ§€ ?uqos@ffa74000rockchip,rk3399-qossyscon»ÿ§@ ?rqos@ffa76000rockchip,rk3399-qossyscon»ÿ§` ?sqos@ffa90000rockchip,rk3399-qossyscon»ÿ© ?vqos@ffa98000rockchip,rk3399-qossyscon»ÿ©€ ?iqos@ffaa0000rockchip,rk3399-qossyscon»ÿª ?wqos@ffaa0080rockchip,rk3399-qossyscon»ÿª€ ?xqos@ffaa8000rockchip,rk3399-qossyscon»ÿª€ ?yqos@ffaa8080rockchip,rk3399-qossyscon»ÿª€€ ?zqos@ffab0000rockchip,rk3399-qossyscon»ÿ« ?jqos@ffab0080rockchip,rk3399-qossyscon»ÿ«€ ?kqos@ffab8000rockchip,rk3399-qossyscon»ÿ«€ ?lqos@ffac0000rockchip,rk3399-qossyscon»ÿ¬ ?mqos@ffac0080rockchip,rk3399-qossyscon»ÿ¬€ ?nqos@ffac8000rockchip,rk3399-qossyscon»ÿ¬€ ?{qos@ffac8080rockchip,rk3399-qossyscon»ÿ¬€€ ?|qos@ffad0000rockchip,rk3399-qossyscon»ÿ­ ?}qos@ffad8080rockchip,rk3399-qossyscon»ÿ­€€ qos@ffae0000rockchip,rk3399-qossyscon»ÿ® ?opower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd»ÿ1power-controller!rockchip,rk3399-power-controllerŒ+?power-domain@34»"àáÝ iŒpower-domain@33»!àÜå jkŒpower-domain@31»àëê lŒpower-domain@32» àíì mnŒpower-domain@35»#àРoŒpower-domain@25»àlŒpower-domain@23»àð pŒpower-domain@22»àÕf qŒpower-domain@27»àÎL rŒpower-domain@28»àî sŒpower-domain@8»à~}Œpower-domain@9» à€Œpower-domain@24»àô tuŒpower-domain@15»Œ+power-domain@21»àÞçr vŒpower-domain@19»àåß wxŒpower-domain@20»àæà yzŒpower-domain@16»Œ+power-domain@17»àÙÙ {|Œpower-domain@18»àÛÛ }Œsyscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd»ÿ2?io-domains&rockchip,rk3399-pmu-io-voltage-domainâokay§~spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi»ÿ5àÖspiclkapb_pclké<†default”€�‚ƒ+ âdisabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart»ÿ7à"Öbaudclkapb_pclkéf<F†default”„ âdisabledi2c@ff3c0000rockchip,rk3399-i2c»ÿ<i { ëÂà  Öi2cpclké9†default”…+âokay €  $regulator@40silergy,syr827»@¶†default”†Óçù ß4ã` )vdd_cpu_b8èM?regulator-state-memXregulator@41silergy,syr828»A¶†default”‡Óçù ß4ã`)vdd_gpu8èM?¼regulator-state-memXpmic@1brockchip,rk808»xin32krtc_clko_wifi. ˆé†default ”‰Š‹q’ ¬¸ÄÐÜèô   ž~?CregulatorsDCDC_REG1Óçù q°™p )vdd_center8qregulator-state-memXDCDC_REG2Óçù q°™p )vdd_cpu_l8q? regulator-state-memXDCDC_REG3Óç)vcc_ddrregulator-state-mem 'DCDC_REG4Óçùw@w@)vcc_1v8?Hregulator-state-mem ' ?w@LDO_REG1Óçùw@w@ )vcc1v8_camregulator-state-memXLDO_REG2Óçù-ÆÀ-ÆÀ )vcc3v0_touchregulator-state-memXLDO_REG3Óçùw@w@)vcc1v8_pmupllregulator-state-mem ' ?w@LDO_REG4Óç [-ÆÀùw@2Z  )vcc_sdio?,regulator-state-mem ' ?-ÆÀLDO_REG5Óçù-ÆÀ-ÆÀ)vcca3v0_codecregulator-state-memXLDO_REG6Óçùã`ã`)vcc_1v5regulator-state-mem ' ?ã`LDO_REG7Óçùw@w@)vcca1v8_codec?—regulator-state-memXLDO_REG8Óçù-ÆÀ-ÆÀ)vcc_3v0?~regulator-state-mem ' ?-ÆÀSWITCH_REG1Óç )vcc3v3_s3? regulator-state-memXSWITCH_REG2Óç )vcc3v3_s0regulator-state-memXi2c@ff3d0000rockchip,rk3399-i2c»ÿ=i { ëÂà  Öi2cpclké8†default”Œ+ âdisabled €  $typec-portc@22 fcs,fusb302»" ˆé†default”� tŽi2c@ff3e0000rockchip,rk3399-i2c»ÿ>i { ëÂà  Öi2cpclké:†default”�+ âdisabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm»ÿB €†default”�àâokaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm»ÿB €†default”‘àâokaypwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm»ÿB  €†active”’àâokaypwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm»ÿB0 €†default”“à âdisableddfi@ff630000»ÿc@rockchip,rk3399-dfiºéƒày Öpclk_ddr_mon âdisabled?video-codec@ff650000rockchip,rk3399-vpu»ÿe érq lvepuvdpuàëê Öaclkhclk ‹”,iommu@ff650800rockchip,iommu»ÿe@ésàëê Öaclkiface ’,?”video-codec@ff660000rockchip,rk3399-vdec»ÿfét àí쟞Öaxiahbcabaccore ‹•, iommu@ff660480rockchip,iommu »ÿf€@ÿfÀ@éuàíì Öaclkiface,  ’?•iommu@ff670800rockchip,iommu»ÿg@é*àáÝ Öaclkiface ’ âdisabledrga@ff680000rockchip,rk3399-rga»ÿhé7àÜåmÖaclkhclksclkÊjgi Ñcoreaxiahb,!efuse@ff690000rockchip,rk3399-efuse»ÿi€+à} Öpclk_efusecpu-id@7»cpu-leakage@17»gpu-leakage@18»center-leakage@19»cpu-leakage@1a»logic-leakage@1b»wafer-info@1c»dma-controller@ff6d0000arm,pl330arm,primecell»ÿm@ é Ÿ ªàÓ Öapb_pclk?]dma-controller@ff6e0000arm,pl330arm,primecell»ÿn@ é Ÿ ªàÔ Öapb_pclk?Lclock-controller@ff750000rockchip,rk3399-pmucru»ÿuà–Öxin24m:. Ái{(Jñ?clock-controller@ff760000rockchip,rk3399-cru»ÿvà–Öxin24m:. ÁˆiÀÀ@ÂÁBÉÂCãÞxíD{#g¸€/¯;šÊðÑ€xhÀ<4`õáõáúð€#ÃFõáúð€ׄׄ ë ëÂׄ?syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd»ÿw+?io-domains"rockchip,rk3399-io-voltage-domainâokay ÎH Û— è, õ~mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0àw¥oÖdphy-refdphy-cfggrf,  âdisabled?«usb2phy@e450rockchip,rk3399-usb2phy»äPà{Öphyclk.clk_usbphy0_480mâokay?.host-port é llinestateâokay²˜?/otg-port 0éghjlotg-bvalidotg-idlinestateâokay?2usb2phy@e460rockchip,rk3399-usb2phy»ä`à|Öphyclk.clk_usbphy1_480mâokay?0host-port é llinestate âdisabled?1otg-port 0élmolotg-bvalidotg-idlinestateâokay?4phy@f780rockchip,rk3399-emmc-phy»÷€$à™Öemmcclk 2  âdisabled $?-pcie-phyrockchip,rk3399-pcie-phyàŠÖrefclk ʇÑphyâokayR§{õáiŠ?phy@ff7c0000rockchip,rk3399-typec-phy»ÿ|à~}Ötcpdcoretcpdphy-refi~{úð€,Ê•”LÑuphyuphy-pipeuphy-tcphy:âokaydp-port ?6usb3-port ?3phy@ff800000rockchip,rk3399-typec-phy»ÿ€à€Ötcpdcoretcpdphy-refi€{úð€, Ê�œMÑuphyuphy-pipeuphy-tcphy:âokaydp-port ?7usb3-port ?5watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt»ÿ„€à|éxrktimer@ff850000rockchip,rk3399-timer»ÿ…éQàhZ Öpclktimerspdif@ff870000rockchip,rk3399-spdif»ÿ‡éB«]°tx ÖmclkhclkàU׆default”š,« âdisabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s»ÿˆ:é'«]]°txrxÖi2s_clki2s_hclkàVÔ†bclk_onbclk_off”›0œ,« âdisabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s»ÿ‰é(«]]°txrxÖi2s_clki2s_hclkàWÕ†default”�,« âdisabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s»ÿŠé)«]]°txrxÖi2s_clki2s_hclkàXÖ,«âokay?®vop@ff8f0000rockchip,rk3399-vop-lit »ÿ� ÿ� éwiÛÛ{ׄõáàÛµÛÖaclk_vopdclk_vophclk_vop ‹ž,Ê Ñaxiahbdclkâokayport+endpoint@0»¼Ÿ?µendpoint@1»¼ ?ºendpoint@2»¼¡?³endpoint@3»¼¢?·endpoint@4»¼£?9iommu@ff8f3f00rockchip,iommu»ÿ�?éwàÛÛ Öaclkiface, ’âokay?žvop@ff900000rockchip,rk3399-vop-big »ÿ� ÿ� éviÙÙ{ׄõáàÙ´ÙÖaclk_vopdclk_vophclk_vop ‹¤,Ê Ñaxiahbdclkâokayport+endpoint@0»¼¥?¹endpoint@1»¼¦?´endpoint@2»¼§?²endpoint@3»¼¨?¶endpoint@4»¼©?8iommu@ff903f00rockchip,iommu»ÿ�?évàÙÙ Öaclkiface, ’âokay?¤isp0@ff910000rockchip,rk3399-cif-isp»ÿ‘@é+ànéãÖispaclkhclk ‹ª´«¹dphy, âdisabledports+port@0»+iommu@ff914000rockchip,iommu »ÿ‘@ÿ‘Pé+àéã Öaclkiface ’, D?ªisp1@ff920000rockchip,rk3399-cif-isp»ÿ’@é,àoêäÖispaclkhclk ‹¬´­¹dphy, âdisabledports+port@0»+iommu@ff924000rockchip,iommu »ÿ’@ÿ’Pé,àêä Öaclkiface ’, D?¬hdmi-soundsimple-audio-card _i2s x ’hdmi-soundâokaysimple-audio-card,cpu ©®simple-audio-card,codec ©¯hdmi@ff940000rockchip,rk3399-dw-hdmi»ÿ”é(àtqpoÖiahbisfrcecgrfref,F:«âokay ³°†default”±?¯portsport+endpoint@0»¼²?§endpoint@1»¼³?¡mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi»ÿ–€é- à¢p£oÖrefpclkphy_cfggrf,ÊûÑapb:+ âdisabledports+port@0»+endpoint@0»¼´?¦endpoint@1»¼µ?Ÿmipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi»ÿ–€€é. à¢q¤oÖrefpclkphy_cfggrf,ÊüÑapb:+  âdisabled?­ports+port@0»+endpoint@0»¼¶?¨endpoint@1»¼·?¢edp@ff970000rockchip,rk3399-edp»ÿ—€é àjlo Ödppclkgrf†default”¸,ÊÑdp: âdisabledports+port@0»+endpoint@0»¼¹?¥endpoint@1»¼º? gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860»ÿš0é ljobmmugpuàÐç,#âokay » ¿¼?fpinctrlrockchip,rk3399-pinctrl:º+Ãgpio@ff720000rockchip,gpio-bank»ÿràé Ë ÛE?&gpio@ff730000rockchip,gpio-bank»ÿsàé Ë ÛE?ˆgpio@ff780000rockchip,gpio-bank»ÿxàPé Ë ÛE?Dgpio@ff788000rockchip,gpio-bank»ÿx€àQé Ë ÛE?!gpio@ff790000rockchip,gpio-bank»ÿyàRé Ë ÛEpcfg-pull-up ç?¿pcfg-pull-down ô?Ápcfg-pull-none ?½pcfg-pull-none-12ma   ?Àpcfg-pull-none-13ma   ?¾pcfg-pull-none-18ma  pcfg-pull-none-20ma  pcfg-pull-up-2ma ç pcfg-pull-up-8ma ç pcfg-pull-up-18ma ç pcfg-pull-up-20ma ç pcfg-pull-down-4ma ô pcfg-pull-down-8ma ô pcfg-pull-down-12ma ô  pcfg-pull-down-18ma ô pcfg-pull-down-20ma ô pcfg-output-high pcfg-output-low +pcfg-input-enable 6pcfg-input-pull-up 6 çpcfg-input-pull-down 6 ôclockclk-32k C½?‹cifcif-clkin C ½cif-clkouta C ½edpedp-hpd C½?¸gmacrgmii-pinsð C¾½ ½ ¾ ½ ½½½½¾¾½½¾¾?rmii-pins  C ½ ¾ ½ ½ ½½½½¾¾phy-intb C ¿?phy-rstb C½?i2c0i2c0-xfer C½½?…i2c1i2c1-xfer C½½?:i2c2i2c2-xfer CÀÀ?;i2c3i2c3-xfer C½½?<i2c4i2c4-xfer C ½ ½?Œi2c5i2c5-xfer C ½ ½?=i2c6i2c6-xfer C ½ ½?>i2c7i2c7-xfer C½½??i2c8i2c8-xfer C½½?�i2s0i2s0-2ch-bus` C½½½½½½i2s0-8ch-bus� C½½½½½½½½½?›i2s0-8ch-bus-bclk-off� C½½½½½½½½½?œi2s1i2s1-2ch-busP C½½½½½?�i2s1-2ch-bus-bclk-offP C½½½½½sdio0sdio0-bus1 C¿sdio0-bus4@ C¿¿¿¿?#sdio0-cmd C¿?$sdio0-clk C½?%sdio0-cd C¿sdio0-pwr C¿sdio0-bkpwr C¿sdio0-wp C¿sdio0-int C¿sdmmcsdmmc-bus1 C¿sdmmc-bus4@ C¿ ¿ ¿ ¿?'sdmmc-clk C ½?(sdmmc-cmd C ¿?)sdmmc-cd C¿sdmmc-wp C¿sdmmc0-det-l C¿?*sdmmc0-pwr-h C½?Ãsuspendap-pwroff C½?Šddrio-pwroff C½spdifspdif-bus C½?šspdif-bus-1 C½spi0spi0-clk C¿?Mspi0-cs0 C¿?Pspi0-cs1 C¿spi0-tx C¿?Nspi0-rx C¿?Ospi1spi1-clk C ¿?Qspi1-cs0 C ¿?Tspi1-rx C¿?Sspi1-tx C¿?Rspi2spi2-clk C ¿?Uspi2-cs0 C ¿?Xspi2-rx C ¿?Wspi2-tx C ¿?Vspi3spi3-clk C¿?€spi3-cs0 C¿?ƒspi3-rx C¿?‚spi3-tx C¿?�spi4spi4-clk C¿?Yspi4-cs0 C¿?\spi4-rx C¿?[spi4-tx C¿?Zspi5spi5-clk C¿?^spi5-cs0 C¿?aspi5-rx C¿?`spi5-tx C¿?_testclktest-clkout0 C½test-clkout1 C½test-clkout2 C½tsadcotp-pin C½?gotp-out C½?huart0uart0-xfer C¿½?@uart0-cts C½?Buart0-rts C½?Auart1uart1-xfer C ¿ ½?Iuart2auart2a-xfer C¿ ½uart2buart2b-xfer C¿½uart2cuart2c-xfer C¿½?Juart3uart3-xfer C¿½?Kuart3-cts C½uart3-rts C½uart4uart4-xfer C¿½?„uarthdcpuarthdcp-xfer C¿½pwm0pwm0-pin C½?�pwm0-pin-pull-down CÁvop0-pwm-pin C½vop1-pwm-pin C½pwm1pwm1-pin C½?‘pwm1-pin-pull-down CÁpwm2pwm2-pin C½pwm2-pin-pull-down CÁ?’pwm3apwm3a-pin C½?“pwm3bpwm3b-pin C½hdmihdmi-i2c-xfer C½½hdmi-cec C½?±pciepci-clkreqn-cpm C½pci-clkreqnb-cpm C½fusb30xfusb0-int C¿?�gpio-ledslan-led-pin C½?Æsys-led-pin C ½?Çwan-led-pin C½?Èpmiccpu-b-sleep CÁ?†gpu-sleep CÁ?‡pmic-int-l C¿?‰rockchip-keyreset-button-pin C¿?Åsdiobt-host-wake-l C½?Fbt-reg-on-h C ½?Ebt-wake-l C½?Gwifi-reg_on-h C ½?Éopp-table-0operating-points-v2 Q? opp00 \Q– c –¨ –¨Ð qœ@opp01 \#ÃF c –¨ –¨Ðopp02 \0£, c øP øPÐopp03 \<Ü cHHÐopp04 \G†Œ cB@B@Ðopp05 \Tfr c*ˆ*ˆÐopp-table-1operating-points-v2 Q? opp00 \Q– c –¨ –¨Ð qœ@opp01 \#ÃF c –¨ –¨Ðopp02 \0£, c –¨ –¨Ðopp03 \<Ü c Yø YøÐopp04 \G†Œ c~ð~ðÐopp05 \Tfr c£è£èÐopp06 \_Ø" cÈàÈàÐopp07 \kIÒ cO€O€Ðopp-table-2operating-points-v2?»opp00 \ ë c –¨ –¨Œ0opp01 \³Ü@ c –¨ –¨Œ0opp02 \ׄ c –¨ –¨Œ0opp03 \Íe c Yø YøŒ0opp04 \#ÃF cHHŒ0opp05 \/¯ cÈàÈàŒ0chosen ‚serial2:1500000n8external-gmac-clock fixed-clock sY@ clkin_gmac.?vcc3v3-sysregulator-fixedÓçù2Z 2Z  )vcc3v3_sysMÂ?vcc5v0-sysregulator-fixedÓçùLK@LK@ )vcc5v0_sysM˜?Âvcc1v8-s3regulator-fixedÓçùw@w@ )vcc1v8_s3MH?Ävcc3v0-sdregulator-fixed Ž ¡&†default”ÃÓù-ÆÀ-ÆÀ )vcc3v0_sdM?+vcca0v9-s3regulator-fixedù »  »  )vcca0v9_s3MÄ?vcca1v8-s3regulator-fixedùw@w@ )vcca1v8_s3MÄ?vbus-typecregulator-fixedùLK@LK@ )vbus_typec?Žgpio-keys gpio-keys ¦†default”Åkey-reset ±2 ÷ˆ Ãreset ɘgpio-leds gpio-leds†default ”ÆÇÈled-lan ÷ˆ Ãgreen:lanled-sys ÷&  Ãred:power Ôonled-wan ÷ˆ Ãgreen:wansdio-pwrseqmmc-pwrseq-simpleàC Öext_clock†default”É ñ& ?"vdd-5vregulator-fixed)vdd_5vÓç?˜ compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1mmc2cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usrockchip,pmudevfreq-eventsclock-namesstatusinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesnum-lanesvpcie0v9-supplyvpcie1v8-supplyvpcie3v3-supplyinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clock-parentsassigned-clocksclock_in_outpinctrl-namespinctrl-0phy-handlephy-modephy-supplytx_delayrx_delayreset-assert-usreset-deassert-usreset-gpiosmax-frequencyfifo-depthbus-widthcap-sd-highspeedcap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104assigned-clock-ratescap-mmc-highspeedcd-gpiosdisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs200-1_8vdr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdevice-wakeup-gpioshost-wakeup-gpiosshutdown-gpiosmax-speedvbat-supplyvddio-supplydmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyfcs,suspend-voltage-selectorregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-ramp-delayvin-supplyregulator-off-in-suspendrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyregulator-on-in-suspendregulator-suspend-microvoltregulator-init-microvoltvbus-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,enable-strobe-pulldownrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplygpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathenable-active-highgpioautorepeatdebounce-intervallabellinux,codedefault-state