Ð þíq8j”(„j\,rockchip,rk3368-evb-act8846rockchip,rk3368 +&7Rockchip RK3368 EVB with ACT8846 pmicaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff660000Q/i2c@ff140000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/serial@ff180000m/serial@ff190000u/serial@ff690000}/serial@ff1b0000…/serial@ff1c0000�/spi@ff110000’/spi@ff120000—/spi@ff130000œ/mmc@ff0f0000cpus+cpu-mapcluster0core0¡core1¡core2¡core3¡cluster1core0¡core1¡core2¡core3¡ cpu@0¥cpuarm,cortex-a53±µpsciÃÒcpu@1¥cpuarm,cortex-a53±µpsciÃÒcpu@2¥cpuarm,cortex-a53±µpsciÃÒcpu@3¥cpuarm,cortex-a53±µpsciÃÒ cpu@100¥cpuarm,cortex-a53±µpsciÃÒcpu@101¥cpuarm,cortex-a53±µpsciÃÒcpu@102¥cpuarm,cortex-a53±µpsciÃÒcpu@103¥cpuarm,cortex-a53±µpsciÃÒarm-pmuarm,armv8-pmuv3`Úpqrstuvw å psci arm,psci-0.2¼smctimerarm,armv8-timer0Ú ÿÿ ÿ ÿoscillator fixed-clockøn6xin24mÒ?mmc@ff0c00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc±ÿ @(ðÑ€ 6 È D r v=biuciuciu-driveciu-sampleI Ú T €[reset gdisabledmmc@ff0d00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc±ÿ @(ðÑ€ 6 É E s w=biuciuciu-driveciu-sampleI Ú!T �[reset gdisabledmmc@ff0f00000rockchip,rk3368-dw-mshcrockchip,rk3288-dw-mshc±ÿ@(ðÑ€ 6 Ë G u y=biuciuciu-driveciu-sampleI Ú#T ƒ[resetgokaynxŠ •£default ± saradc@ff100000rockchip,saradc±ÿ Ú$»6 I [=saradcapb_pclkT W [saradc-apb gdisabledspi@ff110000(rockchip,rk3368-spirockchip,rk3066-spi±ÿ6 A R=spiclkapb_pclk Ú,£default±+ gdisabledspi@ff120000(rockchip,rk3368-spirockchip,rk3066-spi±ÿ6 B S=spiclkapb_pclk Ú-£default±+ gdisabledspi@ff130000(rockchip,rk3368-spirockchip,rk3066-spi±ÿ6 C T=spiclkapb_pclk Ú)£default±+ gdisabledi2c@ff140000(rockchip,rk3368-i2crockchip,rk3288-i2c±ÿ Ú>+=i2c6 N£default± gdisabledi2c@ff150000(rockchip,rk3368-i2crockchip,rk3288-i2c±ÿ Ú?+=i2c6 O£default± gdisabledi2c@ff160000(rockchip,rk3368-i2crockchip,rk3288-i2c±ÿ Ú@+=i2c6 P£default± gdisabledi2c@ff170000(rockchip,rk3368-i2crockchip,rk3288-i2c±ÿ ÚA+=i2c6 Q£default± gdisabledserial@ff180000&rockchip,rk3368-uartsnps,dw-apb-uart±ÿøn66 M U=baudclkapb_pclk Ú7Í× gdisabledserial@ff190000&rockchip,rk3368-uartsnps,dw-apb-uart±ÿøn66 N V=baudclkapb_pclk Ú8Í× gdisabledserial@ff1b0000&rockchip,rk3368-uartsnps,dw-apb-uart±ÿøn66 P X=baudclkapb_pclk Ú:Í× gdisabledserial@ff1c0000&rockchip,rk3368-uartsnps,dw-apb-uart±ÿøn66 Q Y=baudclkapb_pclk Ú;Í× gdisableddma-controller@ff250000arm,pl330arm,primecell±ÿ%@Úäï 6 à =apb_pclkthermal-zonescpu-thermal!d7ˆEtripscpu_alert0U$øaЬpassiveÒ cpu_alert1U8€aЬpassiveÒ!cpu_critUsaÐ ¬criticalcooling-mapsmap0l 0qÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿmap1l!0qÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿ ÿÿÿÿÿÿÿÿgpu-thermal!d7ˆEtripsgpu_alert0U8€aЬpassiveÒ"gpu_critUÁ8aÐ ¬criticalcooling-mapsmap0l"0qÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿÿtsadc@ff280000rockchip,rk3368-tsadc±ÿ( Ú%6 H Z=tsadcapb_pclkT Ÿ [tsadc-apb£initdefaultsleep±#€$Š#”ªsgokayÁØÒethernet@ff290000rockchip,rk3368-gmac±ÿ) Úómacirq%86  f g c € Å ]M=stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macgokay&rmii$output 1' A W'B@£default±(l0uusb@ff500000 generic-ehci±ÿP Ú6 Âgokayusb@ff5800002rockchip,rk3368-usbrockchip,rk3066-usbsnps,dwc2±ÿX Ú6 Á=otg~host†˜§€€@@ gokaydma-controller@ff600000arm,pl330arm,primecell±ÿ`@Úäï 6  =apb_pclkÒ@i2c@ff650000(rockchip,rk3368-i2crockchip,rk3288-i2c±ÿe6 L=i2c Ú<£default±)+gokayø€syr827@40silergy,syr827±@¶Óvdd_cpuâ øPú™p&8*syr828@41silergy,syr828±A¶Óvdd_gpuâ øPú™p8*act8846@5aactive-semi,act8846±ZgokayC*N*Y*d*o+{*‡,regulatorsREG1ÓVCC_DDRâO€úO€REG2ÓVCC_IOâ2Z ú2Z Ò+REG3ÓVDD_LOGâ ®`úã`REG4ÓVCC_20â„€ú„€Ò,REG5 ÓVCCIO_SDâw@ú2Z REG6 ÓVDD10_LCDâB@úB@REG7 ÓVCCA_CODECâ2Z ú2Z REG8ÓVCCA_TPâ2Z ú2Z REG9 ÓVCCIO_PMUâ2Z ú2Z REG10ÓVDD_10âB@úB@REG11ÓVCC_18âw@úw@REG12 ÓVCC18_LCDâw@úw@i2c@ff660000(rockchip,rk3368-i2crockchip,rk3288-i2c±ÿf Ú=+=i2c6 M£default±- gdisabledpwm@ff680000(rockchip,rk3368-pwmrockchip,rk3288-pwm±ÿh“£default±.6 _gokayÒLpwm@ff680010(rockchip,rk3368-pwmrockchip,rk3288-pwm±ÿh“£default±/6 _ gdisabledpwm@ff680020(rockchip,rk3368-pwmrockchip,rk3288-pwm±ÿh “6 _ gdisabledpwm@ff680030(rockchip,rk3368-pwmrockchip,rk3288-pwm±ÿh0“£default±06 _ gdisabledserial@ff690000&rockchip,rk3368-uartsnps,dw-apb-uart±ÿi6 O W=baudclkapb_pclk Ú9£default±1Í×gokaymbox@ff6b0000rockchip,rk3368-mailbox±ÿk0Ú’“”•6 E =pclk_mailboxž gdisabledpower-management@ff730000&rockchip,rk3368-pmusysconsimple-mfd±ÿspower-controller!rockchip,rk3368-power-controllerª+ÒCpower-domain@12± ð6 Ê Í Ì È Æ Ç ¾ Ô Õ Ö Ù Ñ Û c h g n o r s f d d h i l k j n m$¾23456789:ªpower-domain@14± 6 Ð Ü o p ¾;<=ªpower-domain@16±6 Á À @¾>ªsyscon@ff738000)rockchip,rk3368-pmugrfsysconsimple-mfd±ÿs€ÒDio-domains&rockchip,rk3368-pmu-io-voltage-domain gdisabledreboot-modesyscon-reboot-modeÅÌRBÃØRBÃæRBà öRBÃclock-controller@ff760000rockchip,rk3368-cru±ÿv6?=xin24m%Ò syscon@ff770000&rockchip,rk3368-grfsysconsimple-mfd±ÿwÒ%io-domains"rockchip,rk3368-io-voltage-domain gdisabledwatchdog@ff800000 rockchip,rk3368-wdtsnps,dw-wdt±ÿ€6 p ÚOgokaytimer@ff810000,rockchip,rk3368-timerrockchip,rk3288-timer±ÿ�  ÚB6 a U =pclktimerspdif@ff880000rockchip,rk3368-spdif±ÿˆ Ú66 S Ð =mclkhclk@tx£default±A gdisabledi2s-2ch@ff890000(rockchip,rk3368-i2srockchip,rk3066-i2s±ÿ‰ Ú(=i2s_clki2s_hclk6 T Î@@txrx gdisabledi2s-8ch@ff898000(rockchip,rk3368-i2srockchip,rk3066-i2s±ÿ‰€ Ú5=i2s_clki2s_hclk6 R Ï@@txrx£default±B gdisablediommu@ff900800rockchip,iommu±ÿ� Ú6 Ê Ô =aclkifaceC , gdisablediommu@ff914000rockchip,iommu ±ÿ‘@ÿ‘P Ú6 Í Õ =aclkiface,C 9 gdisablediommu@ff930300rockchip,iommu±ÿ“ Ú6 Æ Ñ =aclkifaceC , gdisablediommu@ff9a0440rockchip,iommu ±ÿš@@ÿš€@ Ú 6 Ð Ü =aclkiface, gdisablediommu@ff9a0800rockchip,iommu±ÿšÚ  6 Ð Ü =aclkiface, gdisabledqos@ffad0000rockchip,rk3368-qossyscon±ÿ­ Ò2qos@ffad0080rockchip,rk3368-qossyscon±ÿ­€ Ò3qos@ffad0100rockchip,rk3368-qossyscon±ÿ­ Ò4qos@ffad0180rockchip,rk3368-qossyscon±ÿ­€ Ò5qos@ffad0200rockchip,rk3368-qossyscon±ÿ­ Ò6qos@ffad0280rockchip,rk3368-qossyscon±ÿ­€ Ò7qos@ffad0300rockchip,rk3368-qossyscon±ÿ­ Ò8qos@ffad0380rockchip,rk3368-qossyscon±ÿ­€ Ò9qos@ffad0400rockchip,rk3368-qossyscon±ÿ­ Ò:qos@ffae0000rockchip,rk3368-qossyscon±ÿ® Ò;qos@ffae0100rockchip,rk3368-qossyscon±ÿ® Ò<qos@ffae0180rockchip,rk3368-qossyscon±ÿ®€ Ò=qos@ffaf0000rockchip,rk3368-qossyscon±ÿ¯ Ò>efuse@ffb00000rockchip,rk3368-efuse±ÿ° +6 q =pclk_efusecpu-leakage@17±temp-adjust@1f±interrupt-controller@ffb71000 arm,gic-400Ti@±ÿ·ÿ· ÿ·@ ÿ·`  Ú ÿÒpinctrlrockchip,rk3368-pinctrl%zD+‡gpio@ff750000rockchip,gpio-bank±ÿu6 @ ÚQŽžTiÒJgpio@ff780000rockchip,gpio-bank±ÿx6 A ÚRŽžTigpio@ff790000rockchip,gpio-bank±ÿy6 B ÚSŽžTiÒNgpio@ff7a0000rockchip,gpio-bank±ÿz6 C ÚTŽžTiÒ'pcfg-pull-upªÒGpcfg-pull-down·pcfg-pull-noneÆÒHpcfg-pull-none-12maÆÓ ÒIemmcemmc-clkâEÒ emmc-cmdâFÒ emmc-pwrâGemmc-bus1âGemmc-bus4@âGGGGemmc-bus8€âFFFFFFFFÒemmc-resetâHÒMgmacrgmii-pinsðâHHHI I III IHHHHHHrmii-pins âHHHI I IHHHHÒ(i2c0i2c0-xfer âHHÒ)i2c1i2c1-xfer âHHÒ-i2c2i2c2-xfer â HHÒi2c3i2c3-xfer âHHÒi2c4i2c4-xfer âHHÒi2c5i2c5-xfer âHHÒi2si2s-8ch-bus�â H HHHHHHHHÒBpwm0pwm0-pinâHÒ.pwm1pwm1-pinâHÒ/pwm3pwm3-pinâHÒ0sdio0sdio0-bus1âGsdio0-bus4@âGGGGsdio0-cmdâGsdio0-clkâHsdio0-cdâGsdio0-wpâGsdio0-pwrâGsdio0-bkpwrâGsdio0-intâGsdmmcsdmmc-clkâ Hsdmmc-cmdâ Gsdmmc-cdâ Gsdmmc-bus1âGsdmmc-bus4@âGGGGspdifspdif-txâHÒAspi0spi0-clkâGÒspi0-cs0âGÒspi0-cs1âGspi0-txâGÒspi0-rxâGÒspi1spi1-clkâGÒspi1-cs0âGÒspi1-cs1âGspi1-rxâGÒspi1-txâGÒspi2spi2-clkâ GÒspi2-cs0â GÒspi2-rxâ GÒspi2-txâ GÒtsadcotp-pinâHÒ#otp-outâHÒ$uart0uart0-xfer âGHuart0-ctsâHuart0-rtsâHuart1uart1-xfer âGHuart1-ctsâHuart1-rtsâHuart2uart2-xfer âGHÒ1uart3uart3-xfer âGHuart3-ctsâHuart3-rtsâHuart4uart4-xfer âGHuart4-ctsâHuart4-rtsâHpcfg-pull-none-drv-8maÆÓÒEpcfg-pull-up-drv-8maªÓÒFbacklightbl-enâHÒKkeyspwr-keyâGÒOpmicpmic-intâGsdiowifi-reg-onâHbt-rstâHusbhost-vbus-drvâHÒPchosenðserial2:115200n8memory¥memory±@backlightpwm-backlightü  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~€�‚ƒ„…†‡ˆ‰Š‹Œ�Ž��‘’“”•–—˜™š›œ�žŸ ¡¢£¤¥¦§¨©ª«¬­®¯°±²³´µ¶·¸¹º»¼½¾¿ÀÁÂÃÄÅÆÇÈÉÊËÌÍÎÏÐÑÒÓÔÕÖרÙÚÛÜÝÞßàáâãäåæçèéêëìíîïðñòóôõö÷øùúûüýþÿ€ 'J£default±K4LB@9'emmc-pwrseqmmc-pwrseq-emmc±M£default FNÒ gpio-keys gpio-keys£default±Okey-powerR .J `GPIO Powerftvcc-host-regulatorregulator-fixedq <J£default±P Óvcc_host&8*vcc-lan-regulatorregulator-fixedÓvcc_lanâ2Z ú2Z &8+Ò&vcc-sys-regulatorregulator-fixedÓvcc_sysâLK@úLK@&Ò* compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4spi0spi1spi2mmc0cpudevice_typeregenable-method#cooling-cellsphandleinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsmax-frequencyclocksclock-namesfifo-depthresetsreset-namesstatusbus-widthcap-mmc-highspeedmmc-pwrseqnon-removablepinctrl-namespinctrl-0#io-channel-cellsreg-shiftreg-io-width#dma-cellsarm,pl330-broken-no-flushparm,pl330-periph-burstpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaydr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#mbox-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsdmasdma-namespower-domains#iommu-cellsrockchip,disable-mmu-resetinterrupt-controller#interrupt-cellsrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthrockchip,pinsstdout-pathbrightness-levelsdefault-brightness-levelenable-gpiospwmspwm-delay-usreset-gpioswakeup-sourcelabellinux,codeenable-active-high