Ð þí·m8¬Ø( •¬  rockchip,px30-evbrockchip,px30 +7Rockchip PX30 EVBaliases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^�oôÐ!opp-table-0operating-points-v2�!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢��™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë ñokayexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™map1… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ xin24m fixed-clockøn6xin24m!tpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!vpower-domain@5°Â<º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"¦power-domain@14°ÂIº#¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ+!¤io-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ$Ï$reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ%%(baudclkapb_pclk4&&9txrxCMZdefault h'() ñdisabledi2s@ff060000rockchip,px30-i2s-tdm°ÿ Í Â(mclk_txmclk_rxhclk4&&9txrxr*„¿ †tx-mrx-mZdefault0h+,-./0123456’ ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4&&9txrxZdefaulth789:’ñokayi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4&&9txrxZdefaulth;<=>’ ñdisabledinterrupt-controller@ff131000 arm,gic-400£´@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ+!*io-domains rockchip,px30-io-voltage-domainñokayÉ?×@åAó$A?lvdsrockchip,px30-lvdsB"dphyr*,lvds ñdisabledports+port@0°+endpoint@0°<C!�endpoint@1°<D! serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4&&9txrxCMZdefaulthEFñokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4&&9txrxCMZdefaulthG ñdisabledserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4&&9txrxCMZdefault hHIJ ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4&& 9txrxCMZdefault hKLM ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4& & 9txrxCMZdefault hNOPñokayi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthQ+ñokaypmic@20rockchip,rk809°  RÍZdefaulthSLmxin32k{T‡T“TŸT«U·UÃUÏUÛTregulatorsDCDC_REG1çvdd_logö~ð™p&q;O!”regulator-state-memay~ðDCDC_REG2çvdd_armö~ð™p&q;O!regulator-state-mem•y~ðDCDC_REG3çvcc_ddr;Oregulator-state-memaDCDC_REG4çvcc_3v0ö-ÆÀ-ÆÀ;O!Aregulator-state-memay-ÆÀDCDC_REG5 çvcc3v3_sysö2Z 2Z ;O!Uregulator-state-memay2Z LDO_REG1çvcc_1v0öB@B@;Oregulator-state-memayB@LDO_REG2çvcc_1v8öw@w@;O!?regulator-state-memayw@LDO_REG3çvdd_1v0öB@B@;Oregulator-state-memayB@LDO_REG4 çvcc3v0_pmuö-ÆÀ-ÆÀ;O!$regulator-state-memay-ÆÀLDO_REG5 çvccio_sdöw@2Z ;O!@regulator-state-memay2Z LDO_REG6çvcc_sdö2Z 2Z O!regulator-state-memay2Z LDO_REG7 çvcc2v8_dvpö*¹€*¹€O!Yregulator-state-mem•y*¹€LDO_REG8 çvcc1v8_dvpöw@w@O![regulator-state-memayw@LDO_REG9 çvcc1v5_dvpöã`ã`O!Zregulator-state-mem•yã`SWITCH_REG1 çvcc3v3_lcdO!WSWITCH_REG2 çvcc5v0_host;Oi2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthV+ñokaysensor@dasahi-kasei,ak8963°  ®R´$¿100010001touchscreen@14goodix,gt1151° RÍ ÌR ÖR âWsensor@4c fsl,mma7660°L RÍi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthX+ñokayø† ï2,ov5695@36 ovti,ov5695°6YÂ4(xvclk*Z6[Zdefaulth\] Ö^portendpoint<_C!£i2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í Zdefaulth`+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4& & 9txrxZdefaulthabcd+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4&&9txrxZdefaulthefghi+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthjN ñdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthkNñokay!±pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthlN ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulthmN ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthnN ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthoN ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulthpN ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulthqN ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@ÍY» (apb_pclkp!&tsadc@ff280000rockchip,px30-tsadc°ÿ( Í${,‹ÃPÂ,X(tsadcapb_pclk¨ †tsadc-apbr* ÔÀZinitdefaultsleephr·sÁrËñokayáø! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTÂ-W(saradcapb_pclk¥ †saradc-apbñokay%?!°nvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphy´†phy+id@7°cpu-leakage@17°performance@1e°1clock-controller@ff2b0000rockchip,px30-cru°ÿ+ Ât% (xin24mgpllr*68{«°ðõ@I‹FÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂt(xin24mr*6{%%% ‹G†Œõጺ€!%syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â% (phyclk{Cu usb480m_phyñokay!uhost-portZ ÍD elinestateñokay!xotg-portZ$ÍBA@eotg-bvalidotg-idlinestateñokay!wphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â% E (refpclk>†apbZuv ñokay!Bphy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclkZuv /†apbr*ñokay!¢usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otgƒotg‹�¬€€@ w "usb2-phyuvñokayusb@ff340000 generic-ehci°ÿ4 Í<Âx"usbuvñokayusb@ff350000 generic-ohci°ÿ5 Í=Âx"usbuvñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+emacirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedr*»rmiiZdefaulthyzuv ^ †stmmacethñokayÄoutputÑA Ü^ ì ÃPÃPmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sample!,ðÑ€Zdefaulth{|}~uvñokay:L] o|‰–¤°@mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sample!,ðÑ€Zdefault h€�‚uv ñokayL½Óზmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sample!,ðÑ€Zdefault h„…†uv ñokay:ìÓᇤA°?spi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc hˆ‰ŠZdefaultuv  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfc{7‹ðÑ€Zdefault h‹Œ�Ž��‘’uv  ñdisabledopp-table-1operating-points-v2!“opp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢�opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- ejobmmugpuÂIÉuv“ñokayû”!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO evepuvdpu¯ô (aclkhclk •uv iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkiface uv !•dsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclkB"dphyuv =†apbr*+ñokayports+port@0°+endpoint@0°<–!œendpoint@1°<—!Ÿport@1°endpoint<˜!španel@0xinpeng,xpp055c272° ™ %? 2Wportendpoint<š!˜vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vop345 †axiahbdclk ›uv ñokayport+! endpoint@0°<œ!–endpoint@1°<�!Ciommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifaceuv  ñokay!›vop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vop789 †axiahbdclk žuv ñokayport+! endpoint@0°<Ÿ!—endpoint@1°< !Diommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifaceuv  ñokay!žisp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ eispmimipi Â3´ú_(ispaclkhclkpclk ¡¢"dphyuv ñokayports+port@0°+endpoint@0°C<£!_iommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifaceuv  = ñokay!¡qos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !#qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS� !qos@ff538180rockchip,px30-qossyscon°ÿS�€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ !qos@ff548100rockchip,px30-qossyscon°ÿT� ! qos@ff548180rockchip,px30-qossyscon°ÿT�€ !!qos@ff548200rockchip,px30-qossyscon°ÿT‚ !"qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrlr* X¤+ egpio@ff040000rockchip,gpio-bank°ÿ ÍÂ% l |´£!Rgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\ l |´£!³gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ] l |´£!^gpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^ l |´£pcfg-pull-up ˆ!§pcfg-pull-down •!®pcfg-pull-none ¤!¦pcfg-pull-none-2ma ¤ ±pcfg-pull-up-2ma ˆ ±pcfg-pull-up-4ma ˆ ±!¨pcfg-pull-none-4ma ¤ ±pcfg-pull-down-4ma • ±pcfg-pull-none-8ma ¤ ±!«pcfg-pull-up-8ma ˆ ±!©pcfg-pull-none-12ma ¤ ± !­pcfg-pull-up-12ma ˆ ± !¬pcfg-pull-none-smt ¤ À!¥pcfg-output-high Õpcfg-output-low á!¯pcfg-input-high ˆ ì!ªpcfg-input ìi2c0i2c0-xfer ù¥ ¥!Qi2c1i2c1-xfer ù¥¥!Vi2c2i2c2-xfer ù¥¥!Xi2c3i2c3-xfer ù ¥ ¥!`tsadctsadc-otp-pin ù¦!rtsadc-otp-out ù¦!suart0uart0-xfer ù § §!'uart0-cts ù ¦!(uart0-rts ù ¦!)uart1uart1-xfer ù§§!Euart1-cts ù¦!Fuart1-rts ù¦uart2-m0uart2m0-xfer ù§§!Guart2-m1uart2m1-xfer ù §§uart3-m0uart3m0-xfer ù§§uart3m0-cts ù¦uart3m0-rts ù¦uart3-m1uart3m1-xfer ù§§!Huart3m1-cts ù ¦!Iuart3m1-rts ù ¦!Juart4uart4-xfer ù§§!Kuart4-cts ù¦!Luart4-rts ù¦!Muart5uart5-xfer ù§§!Nuart5-cts ù¦!Ouart5-rts ù¦!Pspi0spi0-clk ù¨!aspi0-csn ù¨!bspi0-miso ù ¨!cspi0-mosi ù ¨!dspi0-clk-hs ù©spi0-miso-hs ù ©spi0-mosi-hs ù ©spi1spi1-clk ù¨!espi1-csn0 ù ¨!fspi1-csn1 ù ¨!gspi1-miso ù¨!hspi1-mosi ù ¨!ispi1-clk-hs ù©spi1-miso-hs ù©spi1-mosi-hs ù ©pdmpdm-clk0m0 ù¦pdm-clk0m1 ù¦pdm-clk1 ù¦pdm-sdi0m0 ù¦pdm-sdi0m1 ù¦pdm-sdi1 ù¦pdm-sdi2 ù¦pdm-sdi3 ù¦pdm-clk0m0-sleep ùªpdm-clk0m1-sleep ùªpdm-clk1-sleep ùªpdm-sdi0m0-sleep ùªpdm-sdi0m1-sleep ùªpdm-sdi1-sleep ùªpdm-sdi2-sleep ùªpdm-sdi3-sleep ùªi2s0i2s0-8ch-mclk ù¦i2s0-8ch-sclktx ù¦!+i2s0-8ch-sclkrx ù ¦!,i2s0-8ch-lrcktx ù¦!-i2s0-8ch-lrckrx ù ¦!.i2s0-8ch-sdo0 ù¦!/i2s0-8ch-sdo1 ù¦!1i2s0-8ch-sdo2 ù¦!3i2s0-8ch-sdo3 ù¦!5i2s0-8ch-sdi0 ù¦!0i2s0-8ch-sdi1 ù ¦!2i2s0-8ch-sdi2 ù ¦!4i2s0-8ch-sdi3 ù¦!6i2s1i2s1-2ch-mclk ù¦i2s1-2ch-sclk ù¦!7i2s1-2ch-lrck ù¦!8i2s1-2ch-sdi ù¦!9i2s1-2ch-sdo ù¦!:i2s2i2s2-2ch-mclk ù¦i2s2-2ch-sclk ù¦!;i2s2-2ch-lrck ù¦!<i2s2-2ch-sdi ù¦!=i2s2-2ch-sdo ù¦!>sdmmcsdmmc-clk ù«!{sdmmc-cmd ù©!|sdmmc-det ù©!}sdmmc-bus1 ù©sdmmc-bus4@ ù©©©©!~sdiosdio-clk ù¦!‚sdio-cmd ù§!�sdio-bus4@ ù§§§§!€emmcemmc-clk ù «!„emmc-cmd ù ©!…emmc-rstnout ù ¦emmc-bus1 ù©emmc-bus4@ ù©©©©emmc-bus8€ ù©©©©©©©©!†emmc-reset ù ¦!²flashflash-cs0 ù¦!Žflash-rdy ù ¦!�flash-dqs ù ¦!’flash-ale ù ¦!‹flash-cle ù ¦!�flash-wrn ù ¦!‘flash-csl ù¦flash-rdn ù¦!�flash-bus8€ ù¬¬¬¬¬¬¬¬!Œsfcsfc-bus4@ ù¦¦¦¦!Šsfc-bus2 ù¦¦sfc-cs0 ù¦!‰sfc-clk ù ¦!ˆlcdclcdc-rgb-dclk-pin ù­lcdc-rgb-m0-hsync-pin ù­lcdc-rgb-m0-vsync-pin ù­lcdc-rgb-m0-den-pin ù­lcdc-rgb888-m0-data-pins€ ù«««« « « «««« « «««««««««««««lcdc-rgb666-m0-data-pins ù«««« « « «««« « «««««««lcdc-rgb565-m0-data-pins ù«««« « « «««« « «««««lcdc-rgb888-m1-data-pins ù«« « « «««««««««««««lcdc-rgb666-m1-data-pins° ù«« « « «««««««lcdc-rgb565-m1-data-pins� ù«« « « «««««pwm0pwm0-pin ù¦!jpwm1pwm1-pin ù¦!kpwm2pwm2-pin ù ¦!lpwm3pwm3-pin ù¦!mpwm4pwm4-pin ù¦!npwm5pwm5-pin ù¦!opwm6pwm6-pin ù¦!ppwm7pwm7-pin ù¦!qgmacrmii-pins� ù­­­¦¦¦¦¦ ¦!ymac-refclk-12ma ù ­!zmac-refclk ù ¦cif-m0cif-clkout-m0 ù ­!\dvp-d2d9-m0À ù¦¦¦¦¦¦¦¦¦ ¦ ¦ ¦dvp-d0d1-m0 ù ¦¦d10-d11-m0 ù¦¦cif-m1cif-clkout-m1 ù¦dvp-d2d9-m1À ù¦¦¦¦ ¦ ¦¦¦¦¦¦¦dvp-d0d1-m1 ù¦¦d10-d11-m1 ù¦¦ispisp-prelight ù¦headphonehp-det ù®pmicpmic_int ù§!Ssoc_slppin_gpio ù¯soc_slppin_slp ù¦soc_slppin_rst ù¦sdio-pwrseqwifi-enable-h ù¦!´mipimipi-pdn ù¦!]chosen serial5:115200n8adc-keys adc-keys ° buttons 0w@ Jdbutton-esc Xesc ^ iý0button-home Xhome ^f i …€button-menu Xmenu ^‹ ixbutton-down Xvolume down ^r i“àbutton-up Xvolume up ^s iBhbacklightpwm-backlight ƒ±a¨ ˆW!™emmc-pwrseqmmc-pwrseq-emmch²Zdefault Ö³ !‡sdio-pwrseqmmc-pwrseq-simpleZdefaulth´ ÖR!ƒvccsysregulator-fixed çvcc5v0_sys;OöLK@LK@!T compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0mmc1mmc2device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendgpiosvdd-supplymount-matrixirq-gpiosreset-gpiosVDDIO-supplyi2c-scl-falling-time-nsi2c-scl-rising-time-nsavdd-supplydvdd-supplydovdd-supplydata-lanes#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usbus-widthfifo-depthmax-frequencycap-mmc-highspeedcap-sd-highspeedcard-detect-delaysd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplykeep-power-in-suspendnon-removablemmc-pwrseqmmc-hs200-1_8vmali-supplyiommus#iommu-cellsbacklightiovcc-supplyvci-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltpwmspower-supply