Ð þí­Œ8¤ ( l£è:engicam,px30-core-ctouch2engicam,px30-corerockchip,px30 +7Engicam PX30.Core C.TOUCH 2.0aliases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000•/mmc@ff370000š/mmc@ff380000Ÿ/mmc@ff390000cpus+cpu@0¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@1¤cpuarm,cortex-a35°´psciÂÉØèZ!cpu@2¤cpuarm,cortex-a35°´psciÂÉØèZ! cpu@3¤cpuarm,cortex-a35°´psciÂÉØèZ! idle-states)pscicpu-sleeparm,idle-state6G^xoú„!cluster-sleeparm,idle-state6G^�oôÐ!opp-table-0operating-points-v2�!opp-600000000›#ÃF ¢~ð~ð™p°œ@Áopp-816000000›0£, ¢��™p°œ@opp-1008000000›<Ü ¢íØíØ™p°œ@opp-1200000000›G†Œ ¢Ö Ö ™p°œ@opp-1296000000›M?d ¢™p™p™p°œ@arm-pmuarm,cortex-a35-pmu0ÍdefgØ display-subsystemrockchip,display-subsystemë  ñdisabledexternal-gmac-clock fixed-clockøúð€ gmac_clkinpsci arm,psci-1.0»smctimerarm,armv8-timer0Í   thermal-zonessoc-thermal(>èLî^ tripstrip-point-0npzЫpassivetrip-point-1nLzЫpassive!soc-critnÁ8zÐ «criticalcooling-mapsmap0… Šÿÿÿÿÿÿÿÿ™map1… Šÿÿÿÿÿÿÿÿ™gpu-thermal(d>è^ xin24m fixed-clockøn6xin24m!kpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd°ÿpower-controllerrockchip,px30-power-controller¦+!mpower-domain@5°Â<º¦power-domain@7°Â÷;º¦power-domain@9°  ²C@?º¦power-domain@10° @Âþÿ978:º¦power-domain@11° ¯ôKº¦power-domain@12° X·µ¶–—ýûüD56º¦power-domain@13° (³´ùú3º !"¦power-domain@14°ÂIº#¦syscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd°ÿ+!•io-domains$rockchip,px30-pmu-io-voltage-domainñokayÁ$Ï$reboot-modesyscon-reboot-modeÝäRBÃôRBà RBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂ%%(baudclkapb_pclk4&&9txrxCMZdefault h'() ñdisabledi2s@ff060000rockchip,px30-i2s-tdm°ÿ Í Â(mclk_txmclk_rxhclk4&&9txrxr*„¿ †tx-mrx-mZdefault0h+,-./0123456’ ñdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ Í Â(i2s_clki2s_hclk4&&9txrxZdefaulth789:’ ñdisabledi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s°ÿ ÍÂ(i2s_clki2s_hclk4&&9txrxZdefaulth;<=>’ ñdisabledinterrupt-controller@ff131000 arm,gic-400£´@°ÿÿ ÿ@ ÿ`  Í !syscon@ff140000$rockchip,px30-grfsysconsimple-mfd°ÿ+!*io-domains rockchip,px30-io-voltage-domainñokayÉ$×$å$ó$$?lvdsrockchip,px30-lvds@"dphyr*,lvds ñdisabledports+port@0°+endpoint@0°<A!�endpoint@1°<B!’serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂI(baudclkapb_pclk4&&9txrxCMZdefault hCDE ñdisabledserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂJ(baudclkapb_pclk4&&9txrxCMZdefaulthFñokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂK(baudclkapb_pclk4&&9txrxCMZdefault hGHI ñdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart°ÿ ÍÂL(baudclkapb_pclk4&& 9txrxCMZdefault hJKL ñdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart°ÿ€ ÍÂM(baudclkapb_pclk4& & 9txrxCMZdefault hMNO ñdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂN (i2cpclk ÍZdefaulthP+ñokaypmic@20rockchip,rk809°  QÍZdefaulthRLmrk808-clkout1rk808-clkout2{S‡S“SŸS«T·TÃTÏTÛSregulatorsDCDC_REG1çvdd_logö ~ð4™pLqregulator-state-memay~ðDCDC_REG2çvdd_armö ~ð4™pLq!regulator-state-mem•y~ðDCDC_REG3çvcc_ddrö regulator-state-memaDCDC_REG4çvcc_3v3ö 2Z 42Z !$regulator-state-memay2Z DCDC_REG5 çvcc3v3_sysö 2Z 42Z !Tregulator-state-memay2Z LDO_REG1çvcc_1v0ö B@4B@regulator-state-memayB@LDO_REG2çvcc_1v8ö w@4w@!?regulator-state-memayw@LDO_REG3çvdd_1v0ö B@4B@regulator-state-memayB@LDO_REG4 çvcc3v0_pmuö 2Z 42Z regulator-state-memay2Z LDO_REG5 çvccio_sdö w@42Z regulator-state-memay2Z SWITCH_REG1  çvcc3v3_lcdSWITCH_REG2 çvcc5v0_hostö i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂO (i2cpclk ÍZdefaulthU+ ñdisabledi2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿÂP (i2cpclk Í ZdefaulthV+ ñdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c°ÿ Q (i2cpclk Í ZdefaulthW+ ñdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi°ÿ ÍÂ$U(spiclkapb_pclk4& & 9txrxZdefaulthXYZ[+ ñdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi°ÿ€ ÍÂ%V(spiclkapb_pclk4&&9txrxZdefaulth\]^_`+ ñdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt°ÿÂ[ Í% ñdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaultha®ñokaypwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthb® ñdisabledpwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ Â"S (pwmpclkZdefaulthc® ñdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ 0Â"S (pwmpclkZdefaulthd® ñdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthe® ñdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €Â#T (pwmpclkZdefaulthf® ñdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ € Â#T (pwmpclkZdefaulthg® ñdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm°ÿ €0Â#T (pwmpclkZdefaulthh® ñdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer°ÿ! ÍÂY& (pclktimerdma-controller@ff240000arm,pl330arm,primecell°ÿ$@͹» (apb_pclkÐ!&tsadc@ff280000rockchip,px30-tsadc°ÿ( Í$Û,ëÃPÂ,X(tsadcapb_pclk¨ †tsadc-apbr*ÔÀZinitdefaultsleephij!i+ñokayAX! saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc°ÿ(€ ÍTsÂ-W(saradcapb_pclk¥ †saradc-apb ñdisablednvmem@ff290000rockchip,px30-otp°ÿ)@Â/Za(otpapb_pclkphy´†phy+id@7°cpu-leakage@17°performance@1e°…clock-controller@ff2b0000rockchip,px30-cru°ÿ+ Âk% (xin24mgpllr*Š8Û«°ðõ@IëFÏq ë ëÂðÑ€ðÑ€õá ëÂ!clock-controller@ff2bc000rockchip,px30-pmucru°ÿ+ÀÂk(xin24mr*ŠÛ%%% ëG†Œõጺ€!%syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd°ÿ,+usb2phy@100rockchip,px30-usb2phy° Â% (phyclkÛ—l usb480m_phyñokay!lhost-port® ÍD ¹linestateñokay!ootg-port®$ÍBA@¹otg-bvalidotg-idlinestateñokay!nphy@ff2e0000rockchip,px30-dsi-dphy°ÿ.Â% E (refpclk>†apb®Ém  ñdisabled!@phy@ff2f0000rockchip,px30-csi-dphy°ÿ/@ÂF(pclk®Ém /†apbr* ñdisabled!”usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2°ÿ0 Í>Â(otg×otgßñ€€@ n "usb2-phyÉmñokayusb@ff340000 generic-ehci°ÿ4 Í<Âo"usbÉmñokayusb@ff350000 generic-ohci°ÿ5 Í=Âo"usbÉmñokayethernet@ff360000rockchip,px30-gmac°ÿ6 Í+¹macirq@Â>??@A²CL[(stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedr*rmiiZdefaulthpqÉm ^ †stmmacethñokayoutput%$0 FÃPÃP [r mmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ7@ Í6 Â÷;CD(biuciuciu-driveciu-sampleku€ðÑ€ZdefaulthstuvÉmñokayŽŸ ±$½$mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ8@ Í7 Âÿ8EF(biuciuciu-driveciu-sampleku€ðÑ€Zdefault hwxyÉm ñokay+øúð€ÊŽ×ízøwifi@1brcm,bcm4329-fmac°mmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc°ÿ9@ Í5 Â9GH(biuciuciu-driveciu-sampleku€ðÑ€Zdefault h{|}Ém ñokay&øspi@ff3a0000 rockchip,sfc°ÿ:@ Í8Â:(clk_sfchclk_sfc h~€ZdefaultÉm  ñdisablednand-controller@ff3b0000rockchip,px30-nfc°ÿ;@ Í9Âþ7(ahbnfcÛ7ëðÑ€Zdefault h�‚ƒ„…†‡ˆÉm  ñdisabledopp-table-1operating-points-v2!‰opp-200000000› ë¢~ðopp-300000000›á£¢à˜opp-400000000›ׄ¢�opp-480000000›œ8¢*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost°ÿ@@$Í/.- ¹jobmmugpuÂIÉÉm‰ ñdisabled!video-codec@ff442000rockchip,px30-vpu°ÿD ÍPO ¹vepuvdpu¯ô (aclkhclk5ŠÉm iommu@ff442800rockchip,iommu°ÿD( ÍQ¯ô (aclkiface<Ém !Šdsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi°ÿE ÍKÂD(pclk@"dphyÉm =†apbr*+ ñdisabledports+port@0°+endpoint@0°<‹!Žendpoint@1°<Œ!‘vop@ff460000rockchip,px30-vop-big°ÿFü ÍMµ–û(aclk_vopdclk_vophclk_vop345 †axiahbdclk5�Ém  ñdisabledport+! endpoint@0°<Ž!‹endpoint@1°<�!Aiommu@ff460f00rockchip,iommu°ÿF ÍMµû (aclkifaceÉm < ñdisabled!�vop@ff470000rockchip,px30-vop-lit°ÿGü ÍN¶—ü(aclk_vopdclk_vophclk_vop789 †axiahbdclk5�Ém  ñdisabledport+! endpoint@0°<‘!Œendpoint@1°<’!Biommu@ff470f00rockchip,iommu°ÿG ÍN¶ü (aclkifaceÉm < ñdisabled!�isp@ff4a0000rockchip,px30-cif-isp°ÿJ€$ÍFIJ ¹ispmimipi Â3´ú_(ispaclkhclkpclk5“”"dphyÉm  ñdisabledports+port@0°+iommu@ff4a8000rockchip,iommu°ÿJ€ ÍF´ú (aclkifaceÉm I<!“qos@ff518000rockchip,px30-qossyscon°ÿQ€ !qos@ff520000rockchip,px30-qossyscon°ÿR !#qos@ff52c000rockchip,px30-qossyscon°ÿRÀ !qos@ff538000rockchip,px30-qossyscon°ÿS€ !qos@ff538080rockchip,px30-qossyscon°ÿS€€ !qos@ff538100rockchip,px30-qossyscon°ÿS� !qos@ff538180rockchip,px30-qossyscon°ÿS�€ !qos@ff540000rockchip,px30-qossyscon°ÿT !qos@ff540080rockchip,px30-qossyscon°ÿT€ !qos@ff548000rockchip,px30-qossyscon°ÿT€ !qos@ff548080rockchip,px30-qossyscon°ÿT€€ !qos@ff548100rockchip,px30-qossyscon°ÿT� ! qos@ff548180rockchip,px30-qossyscon°ÿT�€ !!qos@ff548200rockchip,px30-qossyscon°ÿT‚ !"qos@ff550000rockchip,px30-qossyscon°ÿU !qos@ff550080rockchip,px30-qossyscon°ÿU€ !qos@ff550100rockchip,px30-qossyscon°ÿU !qos@ff550180rockchip,px30-qossyscon°ÿU€ !qos@ff558000rockchip,px30-qossyscon°ÿU€ !qos@ff558080rockchip,px30-qossyscon°ÿU€€ !pinctrlrockchip,px30-pinctrlr*d•+qgpio@ff040000rockchip,gpio-bank°ÿ ÍÂ%xˆ´£!Qgpio@ff250000rockchip,gpio-bank°ÿ% ÍÂ\xˆ´£!¡gpio@ff260000rockchip,gpio-bank°ÿ& ÍÂ]xˆ´£!rgpio@ff270000rockchip,gpio-bank°ÿ' ÍÂ^xˆ´£pcfg-pull-up”!˜pcfg-pull-down¡pcfg-pull-none°!—pcfg-pull-none-2ma°½pcfg-pull-up-2ma”½pcfg-pull-up-4ma”½!™pcfg-pull-none-4ma°½pcfg-pull-down-4ma¡½pcfg-pull-none-8ma°½!œpcfg-pull-up-8ma”½!špcfg-pull-none-12ma°½ !žpcfg-pull-up-12ma”½ !�pcfg-pull-none-smt°Ì!–pcfg-output-highápcfg-output-lowípcfg-input-high”ø!›pcfg-inputøi2c0i2c0-xfer – –!Pi2c1i2c1-xfer ––!Ui2c2i2c2-xfer ––!Vi2c3i2c3-xfer  – –!Wtsadctsadc-otp-pin —!itsadc-otp-out —!juart0uart0-xfer  ˜ ˜!'uart0-cts  —!(uart0-rts  —!)uart1uart1-xfer ˜˜!Cuart1-cts —!Duart1-rts —!Euart2-m0uart2m0-xfer ˜˜uart2-m1uart2m1-xfer  ˜˜!Fuart3-m0uart3m0-xfer ˜˜uart3m0-cts —uart3m0-rts —uart3-m1uart3m1-xfer ˜˜!Guart3m1-cts  —!Huart3m1-rts  —!Iuart4uart4-xfer ˜˜!Juart4-cts —!Kuart4-rts —!Luart5uart5-xfer ˜˜!Muart5-cts —!Nuart5-rts —!Ospi0spi0-clk ™!Xspi0-csn ™!Yspi0-miso  ™!Zspi0-mosi  ™![spi0-clk-hs šspi0-miso-hs  šspi0-mosi-hs  šspi1spi1-clk ™!\spi1-csn0  ™!]spi1-csn1  ™!^spi1-miso ™!_spi1-mosi  ™!`spi1-clk-hs šspi1-miso-hs šspi1-mosi-hs  špdmpdm-clk0m0 —pdm-clk0m1 —pdm-clk1 —pdm-sdi0m0 —pdm-sdi0m1 —pdm-sdi1 —pdm-sdi2 —pdm-sdi3 —pdm-clk0m0-sleep ›pdm-clk0m1-sleep ›pdm-clk1-sleep ›pdm-sdi0m0-sleep ›pdm-sdi0m1-sleep ›pdm-sdi1-sleep ›pdm-sdi2-sleep ›pdm-sdi3-sleep ›i2s0i2s0-8ch-mclk —i2s0-8ch-sclktx —!+i2s0-8ch-sclkrx  —!,i2s0-8ch-lrcktx —!-i2s0-8ch-lrckrx  —!.i2s0-8ch-sdo0 —!/i2s0-8ch-sdo1 —!1i2s0-8ch-sdo2 —!3i2s0-8ch-sdo3 —!5i2s0-8ch-sdi0 —!0i2s0-8ch-sdi1  —!2i2s0-8ch-sdi2  —!4i2s0-8ch-sdi3 —!6i2s1i2s1-2ch-mclk —i2s1-2ch-sclk —!7i2s1-2ch-lrck —!8i2s1-2ch-sdi —!9i2s1-2ch-sdo —!:i2s2i2s2-2ch-mclk —i2s2-2ch-sclk —!;i2s2-2ch-lrck —!<i2s2-2ch-sdi —!=i2s2-2ch-sdo —!>sdmmcsdmmc-clk œ!ssdmmc-cmd š!tsdmmc-det š!usdmmc-bus1 šsdmmc-bus4@ šššš!vsdiosdio-clk —!ysdio-cmd ˜!xsdio-bus4@ ˜˜˜˜!wemmcemmc-clk  œ!{emmc-cmd  š!|emmc-rstnout  —emmc-bus1 šemmc-bus4@ ššššemmc-bus8€ šššššššš!}flashflash-cs0 —!„flash-rdy  —!†flash-dqs  —!ˆflash-ale  —!�flash-cle  —!ƒflash-wrn  —!‡flash-csl —flash-rdn —!…flash-bus8€ ��������!‚sfcsfc-bus4@ ————!€sfc-bus2 ——sfc-cs0 —!sfc-clk  —!~lcdclcdc-rgb-dclk-pin žlcdc-rgb-m0-hsync-pin žlcdc-rgb-m0-vsync-pin žlcdc-rgb-m0-den-pin žlcdc-rgb888-m0-data-pins€ œœœœ œ œ œœœœ œ œœœœœœœœœœœœœlcdc-rgb666-m0-data-pins œœœœ œ œ œœœœ œ œœœœœœœlcdc-rgb565-m0-data-pins œœœœ œ œ œœœœ œ œœœœœlcdc-rgb888-m1-data-pins œœ œ œ œœœœœœœœœœœœœlcdc-rgb666-m1-data-pins° œœ œ œ œœœœœœœlcdc-rgb565-m1-data-pins� œœ œ œ œœœœœpwm0pwm0-pin —!apwm1pwm1-pin —!bpwm2pwm2-pin  —!cpwm3pwm3-pin —!dpwm4pwm4-pin —!epwm5pwm5-pin —!fpwm6pwm6-pin —!gpwm7pwm7-pin —!hgmacrmii-pins� žžž————— —!pmac-refclk-12ma  ž!qmac-refclk  —cif-m0cif-clkout-m0  —dvp-d2d9-m0À ————————— — — —dvp-d0d1-m0  ——d10-d11-m0 ——cif-m1cif-clkout-m1 —dvp-d2d9-m1À ———— — ———————dvp-d0d1-m1 ——d10-d11-m1 ——ispisp-prelight —btbt-enable-h —!¢sdio-pwrseqwifi-enable-h —! pmicpmic_int ˜!Rvcc5v0-sysregulator-fixed çvcc5v0_sysö LK@4LK@!Ssdio-pwrseqmmc-pwrseq-simpleŸ (ext_clock PZdefaulth  *¡!zvcc3v3-btregregulator-gpio 6Zdefaulth¢çbtreg-gpio-supply2Z 42Z öá2Z  I¡vcc3v3-rf-aux-modregulator-fixedçvcc3v3_rf_aux_mod2Z 42Z ö  USxin32k fixed-clockø€xin32k!Ÿchosen `serial2:115200n8 compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc1mmc2mmc0device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspend#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#io-channel-cellsbits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modeclock_in_outphy-supplysnps,reset-active-lowsnps,reset-delays-ussnps,reset-gpiobus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delayvmmc-supplyvqmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedmmc-hs200-1_8viommus#iommu-cellsrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinspost-power-on-delay-msreset-gpiosenable-active-highenable-gpiovin-supplystdout-path